

42

PROM PROGRAMMER

16 DEC 80 -

96 SHEETS • 5 x 5 QUAD
10 1/2 x 7 1/2 • 53-110



NATIONAL BLANK BOOK COMPANY, INC.
Holyoke, Massachusetts 01040 • Made in USA

PROM Programmer Manual Vol 2

INDEX

Page		
2	Texas Instruments Generic PROM Programmer	16 DEC 80
13	Expanded PRAM Card	23 July 83
23	2716/2732(A)/2764/27128/27256 Eprom Programmer	24 July 83
37	H-BUS Diagnostic Connector to PRAM Board Adapter	25 July 8
42	Signetics Generic PROM Programmer	24 Jan 84

TI Series 14 and 18 Generic Programmer

This card will program the Following Texas Instruments types:

32x8	74S188 (TBP18SA030)	OC
	74S288 (TBP18S030)	TS
256x4	74S287 (TBP14S10)	TS
	74S387 (TBP14SA10)	OC
256x8	74S470 (TBP18SA22)	OC
	74S471 (TBP18S22)	TS
512x8	74S472 (TBP18S42)	TS
	74S473 (TBP18SA42)	OC
512x8	74S474 (TBP18S46)	TS
	74S475 (TBP18SA46)	OC

ID = 228

@ 177111

16 Dec 80
ABD

Layout

7RS
861

1	LS74
2	LS09
3	LS09
4	LS104
5	LS164
6	LS00
7	LS10
8	LS20
9	R ₀
10	LS88
11	LS86
12	X
13	SS151 RES
14	R ₀

A

RES
LS132
LS193
LS193
X
X
X
LS151
LS138
SS151 SS151
RES
SW

B

16
16
16
16
16
16
18
18
20
20
24
24
24

C

100 Pin Connector

Top Side CT



B

1	+25A	+	A14/15	26	MA12	-	1
2	+25A	-		27	MA13	-	2
3	+25B	-		28	MA14	-	3
4	+25B	-		29	MA15	-	4
5	+12	-		30	GND	+ A7/8	5
6	+12	-		31	MD0	+ A10/1	6
7	GND	+	A14/8	32	MD1	+ A10/4	7
8	GND	+	A13/8	33	MD2	+ A10/15	8
9	GND	+	A12/8	34	MD3	+ A10/12	9
10	GND	+	A11/8	35	GND	+ A6/8	10
11	MA0	+	C12/8	36	MD4	+ A11/1	11
12	MA1	+	C12/7	37	MD5	+ A11/4	12
13	MA2	+	C12/6	38	MD6	+ A11/15	13
14	MA3	+	C12/5	39	MD7	+ A11/12	14
15	GND	+	A10/8	40	GND	+ A5/8	15
16	MA4	+	C12/4	41	MD8	-	16
17	MA5	+	C12/3	42	MD9	-	17
18	MA6	+	C12/2	43	MD10	-	18
19	MA7	+	C12/1	44	MD11	-	19
20	GND	+	A9/8	45	GND	+ A4/8	20
21	MA8	+	C12/23	46	MD12	-	21
22	MA9	-		47	MD13	-	22
23	MA10	-		48	MD14	-	23
24	MA11	-		49	MD15	-	24
25	GND	+	A8/8	50	GND	+ A3/8	25


Bottom Side CB



1	25AR	+	A14/8
2	25AR	-	
3	25BR	-	
4	25BR	-	
5	-12	-	
6	-12	-	
7	+5	-	A13/16
8	+5	-	A12/16
9	+5	-	A11/16
10	+5	-	A10/16
11	GND	-	B14/8
12	60H	#	A1/3 A8/5
13	FIN	+	A1/1
14	F5	-	
15	F4	-	
16	GND	+	A2/8
17	F3	-	
18	F2	-	
19	F1	-	
20	F0	-	
21	GND	+	A1/8
22	ID0	+	
23	ID1	-	open
24	ID2	+	
25	ID3	+	

26	GND	-	B8/8
27	ID4	-	open
28	ID5	+	
29	ID6	+	
30	ID7	+	
31	GND	+	B7/8
32	RD0	+	B11/13
33	RD1	+	B11/13
34	RD2	+	B11/7
35	RD3	+	B11/9
36	GND	+	B6/8
37	RD4	+	B12/13
38	RD5	+	B12/13
39	RD6	+	B12/7
40	RD7	+	B12/9
41	GND	+	B5/8
42	RD8	+	
43	RD9	+	
44	RD10	+	
45	RD11	+	
46	GND	-	B4/8
47	RD12	+	
48	RD13	+	
49	RD14	+	
50	RD15	+	

16 Dec 80
ADD

Scan Timer






Timing

3	T0	
4	T1	A2/4
5	T2	A2/5
6	T3	A2/5
12	T4	A2/14
13	T5	A2/12
14	T6	A2/11
15	T7	A3/1

A7/13
A6/1
A7/12
A6/4

3	T8	A3/2
4	T9	A3/4
5	T10	A2/5
6	T11	A3/5
12	T12	A3/14
13	T13	A3/12
14	T14	A3/11
15	T15	A7/4




Bit Select

A	B9/4
B	D9/10
C	B9/9

18 Dec 80
ARD


Pulse timing



Period ~ 300 microseconds


Timing diagram


$T_{period} \sim 300 \text{ nanoseconds}$



18 Dec 80
ARB

Program & Power down Logic






18 Dec 80
ABD

Prom Wiring

C1
32x8

C3
256x4

C8
256x8





74S188/74S288
TBPI8SA030/TBPI8S030

74S387/74S287
TBPI4SA10/TBPI4S10

74S470/74S471
TBPI8SA22/TBPI8S22

C9
512x8

C12
512x8



74S472 / 74S473
TOP 18542 / TOP 18542

74S474 / 74S475
TOP 18546 / TOP 18546

18 Dec 80
ARD

IC Locations

A1	74LS74	5
A2	74LS09	5
A3	74LS09	5
A4	74LS164	5
A5	74LS164	5
A6	74LS00	6
A7	74LS10	6
A8	74LS20	6
A9	Resistors	6
A10	74LS86	8
A11	74LS86	8
A12	_____	
A13	75451 / Res	7
A14	Resistors	5, 7, 8

B1	Resistor	5
B2	74LS132	5, 8
B3	74LS193	5
B4	74LS193	5
B5	_____	
B6	_____	
B7	_____	
B8	_____	
B9	74LS151	8
B10	74LS138	8
B11	75451's	8
B12	75451's	8
B13	Resistors	8
B14	Switch	8

Prom Sockets

C1	S188 / 18SA030	S288 / 18S030	9
C2			
C3	S287 / 14S10	S387 / 14SA10	9
C4			
C5			
C6			
C7			
C8	S470 / 18SA22	S471 / 18S22	9
C9	S472 / 18S42	S473 / 18SA42	9
C11			
C12	S474 / 18S46	S475 / 18SA46	9
C14			

26 Dec 80
ABO

Wiring completed 26 Dec 80 ARO

Circuit operational 14 Jan 81 ARO

Expanded PRAM Card

Designed as a replacement for PROM and RAM during system development.

The Board contains 64K bytes of 70ns memory which may be configured as 64K bytes or 32K words.

Individual 4K byte Banks may be read enabled, write enabled, read/write enabled or disabled to match a system configuration.

Board ID # is 201 (Byte 177111)

 F_x 43 21 0
 RUN Code = 00 xxx

Load PRAM = 10 xxx



Load Assoc
 Codes = 11 xxx

23 July 83

Board Layout


16
15
14
13
12
11
10
9
8
7
6
5
4
3
2

A	240	189	32	139	157	φ8	6167	6167	6167	6167	6167	6167	6167	6167	244
B	X	189	32	139	157	φ8	6167	6167	6167	6167	6167	6167	6167	6167	244
C	X	E 74	157	φ9	X	φ8	6167	6167	6167	6167	6167	6167	6167	6167	244
D	X	123	φ8	139	157	φ8	6167	6167	6167	6167	6167	6167	6167	6167	244



100 pin Connector

Top Side CT (Right to left)





1	+25	A	-		
2	+25	A	-		
3	+25	B	-		
4	+25	B	-		
5	+12		-		
6	+12		-		
7	GND		-		
8	GND		-		
9	GND		-		
10	GND		-		
11	MA0	-	AS/2		
12	MA1	-	AS/5		
13	MA2	-	AS/14		
14	MA3	-	AS/11		
15	GND				
16	MA4	-	BS/2		
17	MA5	-	BS/5		
18	MA6	-	BS/14		
19	MA7	-	BS/11		
20	GND				
21	MA8	-	CS/2		
22	MA9	-	CS/5		
23	MA10	-	CS/14		
24	MA11	-	CS/11		
25	GND				
26	MA12	-	DS/2		
27	MA13	-	DS/5		
28	MA14	-	DS/14		
29	MA15	-	DS/11		
30	GND				
31	MD0	-	CS/2	A2/4	
32	MD1	-	CS/4	A2/6	
33	MD2	-	CS/6	A2/10	
34	MD3	-	CS/8	A2/12	
35	GND				
36	MD4	-	CS/17	B2/4	
37	MD5	-	CS/15	B2/6	
38	MD6	-	CS/13	B2/10	
39	MD7	-	CS/11	B2/12	
40	GND				
41	MD8	-			
42	MD9	-			
43	MD10	-			
44	MD11	-			
45	GND				
46	MD12	-			
47	MD13	-			
48	MD14	-			
49	MD15	-			
50	GND				

Battery side CB

1	25AR	-		26	GND	-	
2	25AR	-		27	ID4	-	
3	25OR	-		28	ID5	-	
4	25BR	-		29	ID6	-	
5	-12	-		30	ID7	-	
6	-12	-		31	GND	-	
7	+5	-		32	RD4	-	A15/18 A1/18
8	+5	-		33	RD1	-	A15/16 A1/16
9	+5	-		34	RD2	-	A15/14 A1/14
10	+5	-		35	RD3	-	A15/12 A1/12
11	GND	-		36	GND	-	
12	BOH	-	C2/3	37	RD4	-	A15/13 A1/13
13	FIN	-	C2/2	38	RD5	-	A15/15 A1/15
14	FS	-	NC	39	RD6	-	A15/17 A1/17
15	F4	-	E4/5	40	RD7	-	A15/9 A1/9
16	GND	-		41	GND	-	
17	F3	-	E4/3	42	RD8	-	
18	F2	-	CNS/49	43	RD9	-	
19	F1	-	CNI/47	44	RD10	-	
20	F0	-	CNS/45	45	RD11	-	
21	GND	-		46	GND	-	
22	ID0	-		47	RD12	-	
23	ID1	-		48	RD13	-	
24	ID2	-		49	RD14	-	
25	ID3	-		50	RD15	-	

23 July 83


Write Control / Status Control



		CN1	
A5/3	-	AX0	1 2
A5/6	-	AX1	3 4
A5/13	-	AX2	5 6
A5/10	-	AX3	7 8
B5/3	-	AX4	9 10
B5/6	-	AX5	11 12
B5/13	-	AX6	13 14
B5/10	-	AX7	15 16
C5/3	-	AX8	17 18
C5/6	-	AX9	19 20
C5/13	-	AX10	21 22
C5/10	-	AX11	23 24
D5/3	-	AX12	25 26
D5/6	-	AX13	27 28
D5/13	-	AX14	29 30
D5/10	-	AX15	31 32
			33 34
B3/4	-	XR	35 36
B3/5	-	X10	37 38
A3/2	-	X3/B	39 40
C3/4	-	XRC5	41 42
D3/4	-	XWCS	43 44
C020	-	F0	45 46
C019	-	F1	47 48
C018	-	F2	49 50


		CN2	
C16/2	-	DX0	1 2
C16/4	-	DX2	3 4
C16/6	-	DX2	5 6
C16/8	-	DX3	7 8
C16/17	-	DX4	9 10
C16/15	-	DX5	11 12
C16/13	-	DX6	13 14
C16/11	-	DX7	15 16
D16/2	-	DX8	17 18
D16/4	-	DX9	19 20
D16/6	-	DX10	21 22
D16/8	-	DX11	23 24
D16/17	-	DX12	25 26
D16/15	-	DX13	27 28
D16/13	-	DX14	29 30
D16/11	-	DX15	31 32
			33 34
A2/5	-	SP0	35 36
A2/7	-	SP1	37 38
A2/9	-	SP2	39 40
A2/11	-	SP3	41 42
B2/5	-	SP4	43 44
B2/7	-	SP5	45 46
B2/9	-	SP6	47 48
B2/11	-	SP7	49 50

CN3 (Power Connector)



23 July 83

Address Multiplexer



(30)

2167/6167 16Kx1 RAM



Special Signal
Address Multiplex


E3

DS/9	CA6	10	B	9	B2/13
AS/9	CA3	11	A		
DS/12	CA4	13	A	12	B2/14
AS/12	CA1	14	B	15	
DS/7	CA12	6	A	7	B2/15
AS/7	CA1	5	A		
DS/4	CA12	3	A	4	B2/1
AS/4	CA4	2	A		

1 15

23 July 0
O ARO


Memory Organization



Date _____ Input _____

Date _____ Output _____


Input




Output

23 July 8
A/B

Data Multiplexers







- MD7 CT39
- MD6 CT38
- MD5 CT37
- MD4 CT36
- MD3 CT34
- MD2 CT33
- MD1 CT32
- MD0 CT31



- ID0 C7A2
- C8A2
- C9A2
- C10A2
- C11A2
- C12A2
- C13A2
- C14A2
- ID7

- ID8 D7A2
- D8A2
- D9A2
- D10A2
- D11A2
- D12A2
- D13A2
- D14A2
- ID5

E4/2
R000








DX0
CND
3 4 5 6 7 8 9 10 11 12 13
CND/15 DX7

DX5
CND
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CND/31 DX15

200mg B
A00


Memory Select Logic / Buffer control





23 July 83
ABD

X Read/Write Enable & Special Controls




A3/11
A3/14

23 July 0
A6B

2716/2732(A)/2764/27128/27288 EPRom Program
(Total specifications)


ID = 23₈ @ 177111



24 July 83
APD

Board layout

Device
Jumper
↓



2716

2732
2732A

2764
27128

27256

100 pin


I/O

Connectors

Top Side

CT

(Right to left)



1 +25A -
 2 +25A -
 3 +25B -
 4 +25B -
 5 +12 -
 6 +12 -
 7 GND -
 8 GND -
 9 GND -
 10 GND -
 11 MA4 - S1/8
 12 MA1 - S1/7
 13 MA2 - S1/6
 14 MA3 - S1/5
 15 GND -
 16 MA4 - S1/4
 17 MA5 - S1/3
 18 MA6 - S1/2
 19 MA7 - S1/1
 20 GND -
 21 MA8 - S1/23
 22 MA9 - S1/22
 23 MA10 - S1/19
 24 MA11 - S2/21
 25 GND -

26 MA12 - S3/2
 27 MA13 - S3/26
 28 MA14 -
 29 MA15 -
 30 GND -
 31 MD4 - A13/2
 32 MD1 - A13/4
 33 MD2 - A13/6
 34 MD3 - A13/8
 35 GND -
 36 MD4 - A13/17
 37 MD5 - A13/15
 38 MD6 - A13/13
 39 MD7 - A13/11
 40 GND -
 41 MD8 -
 42 MD9 -
 43 MD10 -
 44 MD11 -
 45 GND -
 46 MD12 -
 47 MD13 -
 48 MD14 -
 49 MD15 -
 50 GND -


1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25



Bottom Side CB

1	25AR	-		
2	25AR	-		
3	25BR	-		
4	25BR	-		
5	-12	-		
6	-12	-		
7	+5	-		
8	+5	-		
9	+5	-		
10	+5	-		
11	GND	-		
12	G0H	-	A2/3	
13	F26	-	A2/2	
14	F5	-		
15	F4	-		
16	GND	-		
17	F3	-		
18	F2	-		
19	F1	-		
20	F4	-		
21	GND	-		
22	ID0	-		
23	ID1	-		
24	ID2	-		
25	ID3	-		
26	GND	-		
27	ID4	-		
28	F05	-		
29	F06	-		
30	F07	-		
31	GND	-		
32	RD0	-	A13/18	
33	RD1	-	A13/16	
34	RD2	-	A13/14	
35	RD3	-	A13/12	
36	GND	-		
37	RD4	-	A13/3	
38	RD5	-	A13/5	
39	RD6	-	A13/7	
40	RD7	-	A13/9	
41	GND	-		
42	RD8	-		
43	RD9	-		
44	RD10	-		
45	RD11	-		
46	GND	-		
47	RD12	-		
48	RD13	-		
49	RD14	-		
50	RD15	-		

24 July 83
ARD


Programming Control






24 July 83
ASD

t5 - Vpp Control




Jumper Plug's


A1




2532
2716




2732




2732A



2764



27128




27128A



24 July 83
ABD

Data Driver & EPROM Socket Wiring



Socket 1

Socket 2

Socket 3


Socket 4

2716

2732
2732A

2764
27128


27256



24 JUL 83
ASD

12.5 v programming Voltage Source

27 Sept 86 APD



B. 2716 Programming

Initially, and after each erasure, all bits of the 2716 are in the "1" state. Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The 2716 is programmed by applying a 50 ms, TTL programming pulse to the $\overline{\text{CE}}/\text{PGM}$ pin with the $\overline{\text{OE}}$ input high and the V_{pp} supply at $25\text{V} \pm 1\text{V}$. Any location may be programmed at any time—either individually, sequentially, or randomly. The programming time for a single bit is only 50 ms and for all bits is approximately 100 and 50 seconds for the 2716. The detailed programming specifications and timing waveforms are given in the following tables and figures.

CAUTION: The V_{CC} and V_{pp} supplied must be sequenced on and off such that V_{CC} is applied simultaneously or before V_{pp} and removed simultaneously or after V_{pp} to prevent damage to the 2716. The maximum allowable voltage during programming which may be applied to the V_{pp} with respect to ground is +26V. Care must be taken when switching the V_{pp} supply to prevent overshoot exceeding the 26-volt maximum specification. For convenience in programming, the 2716 may be verified with the V_{pp} supply at $25\text{V} \pm 1\text{V}$. During normal read operation, however, V_{pp} must be at V_{CC} .

2716 PROGRAM CHARACTERISTICS⁽¹⁾

$T_{\text{A}} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{\text{CC}}^{(2)} = 5\text{V} \pm 5\%$, $V_{\text{pp}}^{(2,3)} = 25\text{V} \pm 1\text{V}$

D.C. Programming Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_{LI}	Input Current (for Any Input)			10	μA	$V_{\text{IN}} = 5.25\text{V}/0.45$
I_{PP1}	V_{pp} Supply Current			5	mA	$\overline{\text{CE}}/\text{PGM} = V_{\text{IL}}$
I_{PP2}	V_{pp} Supply Current During Programming Pulse			30	mA	$\overline{\text{CE}}/\text{PGM} = V_{\text{IH}}$
I_{CC}	V_{CC} Supply Current			100	mA	
V_{IL}	Input Low Level	-0.1		0.8	V	
V_{IH}	Input High Level	2.0		$V_{\text{CC}}+1$	V	

A.C. Programming Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	
t_{AS}	Address Setup Time	2			μs	
t_{OES}	$\overline{\text{OE}}$ Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AH}	Address Hold Time	2			μs	
t_{OEH}	$\overline{\text{OE}}$ Hold Time	2			μs	
t_{DH}	Data Hold Time	2			μs	
t_{DF}	Output Enable to Output Float Delay	0		120	ns	$\overline{\text{CE}}/\text{PGM} = V_{\text{IL}}$
t_{OE}	Output Enable to Output Delay			120	ns	$\overline{\text{CE}}/\text{PGM} = V_{\text{IL}}$
t_{PW}	Program Pulse Width	45	50	55	ms	
t_{PRT}	Program Pulse Rise Time	5			ns	
t_{PFT}	Program Pulse Fall Time	5			ns	

- NOTES:**
- Intel's standard product warranty applies only to devices programmed to specifications described herein.
 - V_{CC} must be applied simultaneously or before V_{pp} and removed simultaneously or after V_{pp} . The 2716/2758 must not be inserted into or removed from a board with V_{pp} at $25 \pm 1\text{V}$ to prevent damage to the device.
 - The maximum allowable voltage which may be applied to the V_{pp} pin during programming is +26V. Care must be taken when switching the V_{pp} supply to prevent overshoot exceeding this 26V maximum specification.


A.C. Conditions of Test:

V_{CC} 5V ± 5%
V_{PP} 25V ± 1V
Input Rise and Fall Times (10% to 90%) 20 ns

Input Pulse Levels 0.8V to 2.2V
Input Timing Reference Level 1V and 2V
Output Timing Reference Level 0.8V and 2V

PROGRAMMING WAVEFORMS

V_{PP} = 25V ± 1V, V_{CC} = 5V ± 5%



NOTE: ALL TIMES SHOWN IN PARENTHESES ARE MINIMUM TIMES AND ARE μSEC UNLESS OTHERWISE NOTED

C. 2732 Programming

Initially, and after each erasure, all bits of the 2732 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2732 is in the programming mode when the \overline{OE}/V_{PP} input is at 25V. It is required that a 0.1 μF capacitor be placed across \overline{OE}/V_{PP} and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active low, TTL program pulse is applied to the \overline{CE} input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The 2732 must not be programmed with a DC signal applied to the \overline{CE} input.

Programming of multiple 2732s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2732s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the \overline{CE} input programs the paralleled 2732s.

Program Inhibit

Programming of multiple 2732s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel 2732s may be common. A TTL level program pulse applied to a 2732's \overline{CE} input with \overline{OE}/V_{PP} at 25V will program that 2732. A high level \overline{CE} input inhibits the other 2732s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{OE}/V_{PP} and \overline{CE} at V_{IL}. Data should be verified t_{DV} after the falling edge of \overline{CE} .

A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)..... 20 ns
 Input Pulse Levels..... 0.8V to 2.2V
 Input Timing Reference Level..... 1V and 2V
 Output Timing Reference Level..... 0.8V and 2V

PROGRAMMING⁽¹⁾

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 25V \pm 1V$


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I_{LI}	Input Current (All Inputs)			10	μA	$V_{IN} = V_{IL}$ or V_{IH}
V_{OL}	Output Low Voltage During Verify			0.45	V	$I_{OL} = 2.1 \text{ mA}$
V_{OH}	Output High Voltage During Verify	2.4			V	$I_{OH} = -400 \mu\text{A}$
I_{CC}	V_{CC} Supply Current		85	150	mA	
V_{IL}	Input Low Level (All Inputs)	-0.1		0.8	V	
V_{IH}	Input High Level (All Inputs Except OE/ V_{PP})	2.0		$V_{CC} + 1$	V	
I_{PP}	V_{PP} Supply Current			50	mA	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{PP}$

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 25V \pm 1V$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
t_{AS}	Address Setup Time	2			μs	
t_{OES}	\overline{OE} Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AH}	Address Hold Time	0			μs	
t_{OEH}	OE Hold Time	2			μs	
t_{DH}	Data Hold Time	2			μs	
t_{DF}	Chip Enable to Output Float Delay	0		120	ns	
t_{DV}	Data Valid from \overline{CE}			1	μs	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IL}$
t_{PW}	\overline{CE} Pulse Width During Programming	45	50	55	ms	
t_{PRT}	\overline{OE} Pulse Rise Time During Programming	50			ns	
t_{VR}	V_{PP} Recovery Time	2			μs	

Note: 1. When programming the 2732, a 0.1 μF capacitor is required across OE/ V_{PP} and ground to suppress spurious voltage transients which may damage the device.

PROGRAMMING WAVEFORMS




1. ALL TIMES SHOWN IN [] ARE MINIMUM AND IN μ SEC UNLESS OTHERWISE SPECIFIED.
2. THE INPUT TIMING REFERENCE LEVEL IS 1V FOR A V_{IL} AND 2V FOR A V_{IH} .

D. 2732A Programming

The 2732A is programmed exactly as the 2732 except that $V_{pp} = 21V \pm 0.5V$.

PROGRAMMING WAVEFORMS



1. ALL TIMES SHOWN IN () ARE MINIMUM AND IN μ SEC UNLESS OTHERWISE SPECIFIED.
2. THE INPUT TIMING REFERENCE LEVEL IS 1V FOR A V_{IL} AND 2V FOR A V_{IH} .

E. 2764 Programming

Programming is the same as Intel's 2732A except that \overline{OE}/V_{pp} is not multiplexed. They have separate pins. Like the 2732A, **exceeding 21.5V will damage the 2764.**

Initially, and after each erasure, all bits of the 2764 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2764 is in the programming mode when V_{pp} input is at 21V and \overline{CE} and \overline{PGM} are both at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

For programming, \overline{CE} should be kept TTL low at all times while V_{pp} is kept at 21V. When the address and data are stable, a 50 msec, active low, TTL program pulse is applied to \overline{PGM} input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec.

Programming of multiple 2764s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2764s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the \overline{PGM} input programs the paralleled 2764s.

PROGRAMMING**D.C. PROGRAMMING CHARACTERISTICS:** $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
I_{LI}	Input Current (All Inputs)			10	μA	$V_{IN} = V_{IL}$ or V_{IH}
V_{OL}	Output Low Voltage During Verify			0.45	V	$I_{OL} = 2.1 \text{ mA}$
V_{OH}	Output High Voltage During Verify	2.4			V	$I_{OH} = -400 \mu\text{A}$
I_{CC2}	V_{CC} Supply Current (Active)			150	mA	
V_{IL}	Input Low Level (All Inputs)	-0.1		0.8	V	
V_{IH}	Input High Level	2.0		$V_{CC} + 1$	V	
I_{PP}	V_{PP} Supply Current			30	mA	$\overline{\text{CE}} = V_{IL} = \overline{\text{PGM}}$

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)


Symbol	Parameter	Limits				Test Conditions*
		Min.	Typ.	Max.	Unit	
t_{AS}	Address Setup Time	2			μs	
t_{OES}	$\overline{\text{OE}}$ Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AH}	Address Hold Time	0			μs	
t_{DH}	Data Hold Time	2			μs	
t_{OF}	Chip Enable to Output Float Delay	0		130	ns	
t_{VS}	V_{PP} Setup Time	2			μs	
t_{PW}	$\overline{\text{PGM}}$ Pulse Width During Programming	45	50	55	ms	
t_{CES}	$\overline{\text{CE}}$ Setup Time	2			μs	
t_{OE}	Data Valid from $\overline{\text{OE}}$			150	ns	

***A.C. CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%) 20ns
 Input Pulse Levels 0.8V to 2.2V
 Input Timing Reference Level 1V and 2V
 Output Timing Reference Level 0.8V and 2.0V

NOTE: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

PROGRAMMING WAVEFORMS




K-BUS Diagnostic Connector Adapter to Expanded PRAM Card

Special coding

- F0 - Halt Microprocessor Control
- F1 - Reset Microprocessor Control
- F2 - Non-MASKable Interrupt

25 July 8
[Signature]

Board Layout



PRAM I/O Connectors

CN1




D1 == A1

CN2



CN3





Handwritten notes at the bottom left of the page.

(CNS)
CNY

C2/14	-	HALT	1 2	SLCT	-	
			3 4	XE	-	
C3/5	-	E	5 6			
C2/10	-	NMS	7 8	IRQ	-	
			9 10	D0	-	D1/18
D1/17	-	D1	11 12	D2	-	D1/16
D1/15	-	D3	13 14	D4	-	D1/14
D1/13	-	D5	15 16	D6	-	D1/12
D1/11	-	D7	17 18		-	
	-	XVMA	19 20	VMA	-	C3/1 (Q - C3/2)
	-	XRW	21 22	R/W	-	C2/1
A3/2	-	A4	23 24	A1	-	A3/4
A2/6	-	A2	25 26	A3	-	A2/8
A2/17	-	A4	27 28	A5	-	A2/15
A2/13	-	A6	29 30	A7	-	A2/11
A4/2	-	A8	31 32	A9	-	A4/4
A4/6	-	A10	33 34	A11	-	A4/8
A4/17	-	A12	35 36	A13	-	A4/15
A4/13	-	A14	37 38	A15	-	A4/11
	-	BA	39 40	RST	-	C2/12

25 July 83
ARB

Central Logic (KBUS connector) (6809 connector)






+5V $\overline{W/B}$ CN1/39
 Byte Organization

To Diagnostic

Address/Data buffers

To PRAM



25 July 83
ABD

Signetics Generic PROM Programmer

42

This card will program the following
Signetics types

32x8	82S23 82S123	O.C. T.S.
256x4	82S126 82S129	O.C. T.S.
512x4	82S130 82S131	O.C. T.S.
1024x4	82S137	T.S.
512x8	82S141 82S147	T.S. T.S.
1024x8	82S180 82S181 82S181 82S183 82S2708	O.C. T.S. T.S. T.S. T.S.
2048x4	82S185	T.S.
2048x8	82S191	T.S.


ID = 24₈ @ 17711

22 Jan 1984
APP

Board Layout

7805
111


14
13
12
11
10
9
8
7
6
5
4
3
2
1



A



B



C

825191
825180/181
825183
8252708
825141
825147
825185
825137
825130/131
825126/129
82523/123

7805
111

First chips programmed ~ 27 Jan 84

82S181's worked first time 5/6!

1	2580	-	-	2580	46	2580	-----	2580	1
2	2584	-	-	2584	47	2584	-----	2584	2
3	2588	-	-	2588	48	2588	-----	2588	3
4	2592	-	-	2592	49	2592	-----	2592	4
5	2596	-	-	2596	50	2596	-----	2596	5
6	2600	-	-	2600	51	2600	-----	2600	6
7	2604	-	-	2604	52	2604	-----	2604	7
8	2608	-	-	2608	53	2608	-----	2608	8
9	2612	-	-	2612	54	2612	-----	2612	9
10	2616	-	-	2616	55	2616	-----	2616	10
11	2620	-	-	2620	56	2620	-----	2620	11
12	2624	-	-	2624	57	2624	-----	2624	12
13	2628	-	-	2628	58	2628	-----	2628	13
14	2632	-	-	2632	59	2632	-----	2632	14
15	2636	-	-	2636	60	2636	-----	2636	15
16	2640	-	-	2640	61	2640	-----	2640	16
17	2644	-	-	2644	62	2644	-----	2644	17
18	2648	-	-	2648	63	2648	-----	2648	18
19	2652	-	-	2652	64	2652	-----	2652	19
20	2656	-	-	2656	65	2656	-----	2656	20
21	2660	-	-	2660	66	2660	-----	2660	21
22	2664	-	-	2664	67	2664	-----	2664	22
23	2668	-	-	2668	68	2668	-----	2668	23
24	2672	-	-	2672	69	2672	-----	2672	24
25	2676	-	-	2676	70	2676	-----	2676	25
26	2680	-	-	2680	71	2680	-----	2680	26
27	2684	-	-	2684	72	2684	-----	2684	27
28	2688	-	-	2688	73	2688	-----	2688	28
29	2692	-	-	2692	74	2692	-----	2692	29
30	2696	-	-	2696	75	2696	-----	2696	30
31	2700	-	-	2700	76	2700	-----	2700	31
32	2704	-	-	2704	77	2704	-----	2704	32
33	2708	-	-	2708	78	2708	-----	2708	33
34	2712	-	-	2712	79	2712	-----	2712	34
35	2716	-	-	2716	80	2716	-----	2716	35

22 Jan 84
ASD

100 pin Connector

TOP Side CT



1	+25A	-	26	MA12	-	1
2	+25A	-	27	MA13	-	2
3	+25B	-	28	MA14	-	3
4	+25D	-	29	MA15	-	4
5	+12	-	30	GND	-	5
6	+12	-	31	MD0	-	6
7	GND	-	32	MD1	-	7
8	GND	-	33	MD2	-	8
9	GND	-	34	MD3	-	9
10	GND	-	35	GND	-	10
11	MA0	-	36	MD4	-	11
12	MA1	-	37	MD5	-	12
13	MA2	-	38	MD6	-	13
14	MA3	-	39	MD7	-	14
15	GND	-	40	GND	-	15
16	MA4	-	41	MD8	-	16
17	MA5	-	42	MD9	-	17
18	MA6	-	43	MD10	-	18
19	MA7	-	44	MD11	-	19
20	GND	-	45	GND	-	20
21	MA8	-	46	MD12	-	21
22	MA9	-	47	MD13	-	22
23	MA10	-	48	MD14	-	23
24	MA11	-	49	MD15	-	24
25	GND	-	50	GND	-	25

Bottom Side CB

1	2SAR	-
2	2SAR	-
3	2SBR	-
4	2SBR	-
5	-12	-
6	-12	-
7	+5	-
8	+5	-
9	+5	-
10	+5	-
11	GND	-
12	G0H	-
13	F3N	-
14	F5	-
15	F4	-
16	GND	-
17	F3	-
18	F2	-
19	F1	-
20	F0	-
21	GND	-
22	I00	-
23	I01	-
24	I02	- open
25	I03	-




26	GND	-
27	I04	- open
28	I05	-
29	I06	-
30	I07	-
31	GND	-
32	R0p	-
33	R01	-
34	R02	-
35	R03	-
36	GND	-
37	R04	-
38	R05	-
39	R06	-
40	R07	-
41	GND	-
42	R08	-
43	R09	-
44	R010	-
45	R011	-
46	GND	-
47	R012	-
48	R013	-
49	R014	-
50	R015	-




22 Jan 84
APD

Scan Timer




TIMING



3	T0	B5/4	B7/3
4	T1	B5/5	A8/1
5	T2	B5/15	A7/1
6	T3	B5/15	A7/15
12	T4	B5/14	A8/15
13	T5	B5/12	
14	T6	B5/11	A8/2
15	T7	B6/1	B7/13


3	T8	B6/2	B7/1
4	T9	B6/4	A7/4
5	T10	B6/5	
6	T11	B6/15	
12	T12	B6/14	
13	T13	B6/12	
14	T14	B6/11	
15	T15		


Bit Select



22 Jan 84
 ARD


SEQUENCING LOGIC





23 Jan 84
 ARD

V_{ccp} Power Control




OUTP

A3/13 V_{opp}


A9/5 Prog


Output Pin Drive Supply Control




23 Jan 84
APB

OUTPUT PDM DRIVERS





23 Jan 84
ARD



C9

C11

C12


C14

20

24

24

24



82S147

82S141

82S180
82S181
82S181
82S183
82S2708

82S191


24 Jan 84
APD

IC location INDEX


A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14


32x6




28x4




512x4



512x8




1024x8




NC
CE
NC
NC


2048x4




1024x4



512x8



2048x8



Texas Instruments
Generic PROM Programmer Board

74S188 / 288
TBP18SA030 / 5030


74S387 / 287 *
TBP18SA10 / 510


74S470 / 471
TBP18SA22 / 522



74S472 / 473
TBP18SA42 / 5442

74S474 / 475
TBP18SA44 / 5446



1 2 3 4 5 6 7 8
OPEN
* - Switch #8
OPEN - 18 Series
CLOSED - 14 Series









EPROM
PLUG




2716




2732/2732A




2764/27128
(A)



27256





KBUS 2600x

KBUS 6807

