


# COMPUTER DESIGN (2)


## TABLE OF CONTENTS (7 June -

<u>PP</u>	
1	IR Lookahead Enables
2-3	Integrated Circuit Estimates
4	Clear/Set Program Flow Prioritys Program BR Icode Address Selections
5-6	Main Processor Redesign
7	Shift/Rotate Logic
8	Status Logic
9	Carry Generation
10	Processor Control

Add 3 Lookahead lines to IR Decode PROM



## ~~T Bit Logic~~




~~Trap Traps inhibited by RTI, BPT, IOT, EMT, TRAP~~

7 June 1976  
ARJ

Added Logic for Branch Control / Signal  
indicating Lookahead DATA IR is in progress

Circuitry Added to I/O Logic

from 1st stage of I/O buffers



Once a Lookahead DATA IR is initiated LDIP is [H]  
until the I/O operation is completed or some BUS / Force errors  
will automatically clear the LDIP Flip/Flop

NDSP line could cause DATA IR to be aborted, however

LDIP will not be cleared until the IR is loaded or force demand

(10) 7  
30AJ ✓  
10AJ ✓  
(4) 7  
5E ✓  
7  
(3) 7  
(10) 7  
10A ✓  
7  
20AJ ✓  
7  
10AJ ✓  
40D ✓  
40D ✓  
(2) 7  
10AJ ✓  
2A ✓  
7  
5A ✓  
7  
10A  
(2) 7  
10A ✓  
(10) 7  
10A ✓  
A ✓  
A ✓

## Integrated Circuit estimates

(10)	7400	1 (INTR)	1 (CLK)	2 (BI/O)	1 (PRI)			
30KJ	S00	1 (Bygop)	2 (INTR)	3 (INT)	4 (IRDCO)	2 (MONTL)	1 (CLK)	3 (ENTR)
10AJ	L00	1 (INTR)	1 (CLK)	3 (BI/O)	7 (BI/O)	2 (PRI)		
		1 (PRI)						
(4)	7402	1 (IRDCO)						
5E	S02	2 (MONTL)	1 (BI/O)					
	7404							
(3)	7405	2 (SOP)						
(10)	7408	7 (PRI)						
10A	S08	1 (CPU CC)	1 (PSW)	1 (IRDCO)	3 (CLK)			
	7410							
20AS	S10	2 (AADD)	1 (INTR)	2 (INT)	4 (IRDCO)	4 (BI/O)	3 (PRI)	
	7411							
10AJ	S11	2 (INT)	4 (IRDCO)	1 (DRUS)	1 (BI/O)	1 (PRI)		
40D	7416	40 (FANL)						
40D	7417	40 (FANL)						
(2)	7420	1 (BI/O)						
10AJ	S20	1 (AADD)	2 (NPR)	1 (INT)	1 (IRDCO)	1 (MONTL)	2 (BI/O)	
2A	L20	1 (BI/O)						
	7421							
5A	S21	1 (IRDCO)	1 (PRI)					
	7430							
10A	S30	1 (INTR)	1 (ENTR)	4 (BI/O)				
(2)	7432	1 (CLK)						
10A	S32	2 (INTR)	2 (PSW)	1 (BI/O)				
(10)	7438	1 (INTR)						
10A	7442	1 (INT)	4 (PRI)					
Am2909		3 (Micro Control)						
Am2901		4 (CPU)						

(3)	7451	1 (BIO)	1 (BR67DS)				
	557						
3A4J ✓	564	1 (BIO)	1 (LHAD)				
25E ✓	7474	1 (IRLOD)	1 (CLK)	1 (BIO)	13 (PRI)		
	574	1 (CNTA)	2 (PRI)				
(3)	7483	2 (CNTA)					
(4)	7486	1 (IRLOD)					
	588	1 (CONSR)	1 (Cany In)				
8D ✓	7489	8 (VCTR)					(12)
(6)	74123	1 (IRLOD)	1 (BIO)				
	74125	1 (IRLOD)	4 (DBUS)				50J
	74126	1 (IRLOD)					150E
	745133	3 (CPDR)					
3A	745138	1 (IRLOD)					
8D ✓	74148	1 (INT)	2 (IRLOD)	3 (PRI)			
25E ✓	74150	16 (CONSR)	1 (IRLOD)	4 (CCO)	9 (IRLOD)		
(8)							
5E ✓	74151	1 (Cany In)					
53A ✓	5151	3 (PRI)					
100 ✓	74153	8 (AQB ADD)					
48J ✓	5153	<del>2 (PRI)</del>					
	74154						
20EV ✓	74157	4 (IRLOD)	8 (DBUS)		2 (PSW)		
5A ✓	5157	1 (CPU CC)	1 (AQB ADD)	5 (MMGT)	1 (PSW)	1 (IRLOD)	1 (Cany Prp)
10EV ✓	745172	6 (CPU)					
10EV ✓	74174	6 (FANL)					
25E ✓	74175	6 (BADD)	2 (SLR)		3 (PSW)	11 (MCDR)	
30E ✓	5175	3 (INT)	3 (IRLOD)	2 (MCDL)	4 (DBUS)	2 (CNTA)	6 (BIO) 3 (PRI)
				5 (MCDR)			
5A ✓	745251	5 (CONSR)					
5E ✓	745257	4 (PSW)					

74366 ③

total as of 8 June 360 IC'S

~ 25	24 pin	
~ 3	28 pin	
~ 4	40 pin	(40 pin mount)
~ 330	16 pin	

W/W	Solder
30 D ✓	20 J ✓
3 D ✓	
410 D ✓	40 J ✓
500 D	

(12) 8838

7

✓ 50J 74S48


✓ 150E 74S37

( ) indicate from Physics


D ordered from Digi Key  
 E ordered from Eltron  
 A ordered from Ancrona  
 J ordered from Jamer

✓ reviewed

# Clean / Set Program Flow Priorities and into Flow Registers



Direct Microcode



11 June 1976


ARJ



# Programmed BR Icode Address Sector

3 possible BR Icode Address are available

- 1) External IR Decoded Address
- 2) Priority/Trip Vector Addresses
- 3) Internal Scratch Pad Memory Address



mci1	mci0	Address
0	0	IR Decoded Addr
0	1	Scratch Pad Addr
1	0	Internal } default
1	1	Internal }

Multiplication  
13 July 1976  
ARD

## Redesign of Main Processor to

5

- 1) allow expansion of Processor Word length from 16 to 24 or to 32 bits
- 2) allow two separate internal Register sets + Arithmetic Logic units (maybe microprogrammed or two separate processors - non concurrent execution)
- 3) reduce Shift Rotate microcode needs
- 4) allow direct 24 and 32 bit operations including multiplication + Division

### changes to micro code

- 1) Delete SR7 add BC2
- 2) add a bit to I/O Bus control to explicitly inhibit MM6T
- 3) extra I/O bit used for Program Priority clear
- 4) Designate 2 Bits for Math (Special) "58,59"
- 5) Move CPU clock bits to 60,61
- 6) Move CCA (Bit 61) to Bit 95
- 7) move CB control bit to Bit 69

16 June 76

ARO

Processor Control (Processor segments not selected are coded for NO OP's)

Microcode Bits

	<u>BC2</u>	<u>BC1</u>	<u>BC0</u>			<u>Bit</u>
0	0	0	0	LB <07:00>	Byte Operation Low Processor Word	1
1	0	0	1	LW <15:00>	Word Operation Low Processor Word	1
2	0	1	0	UB <23:16>	Byte Operation Upper Processor Word	0
3	0	1	1	UW <31:16>	Word Operation Upper Processor Word	0
4	1	0	0	LW <15:00>/LB <07:00>	Conditional Word/Byte Low Processor Word	1
5	1	0	1	UW <31:16>/UB <23:16>	Conditional Word/Byte Upper Processor Word	0
6	1	1	0	3B <23:00>	24 Bit Processor Operation	1
7	1	1	1	4B <31:00>	32 Bit Processor Operation	1

- B1D - Byte 1 Disable [L]
- B2D - Byte 2 Disable [L]
- B3D - Byte 3 Disable [L]
- B4D - Byte 4 Disable [L]

S0 } Processor Status Selector  
S1 }

UPW0 <sup>Upper</sup> Word Only enable [L], also controls CPU0 Tristates

- A UB/24 Bit Down shift enable [L] I7 = 0 for Down shift
- B LW Down shift enable [L] I7 = 1 for Up shift
- C UW Up shift enable [L]
- D LB Down shift enable [L]


# output control states


B1D	B2D	B3D	B4D	S1	S0	font UPWD	A	B	C	D	CPUZ
1	0	0	0	0	0	1	1	1	1	17	ZLB
1	1	0	0	0	1	1	1	17	1	1	ZLW
0	0	1	0	1	0	0	17	1	17	1	ZUB
0	0	1	1	1	1	0	1	17	17	1	ZUW
1	Byte[1]	0	0	0	Byte[1]	1	1	17	1	17	CPUZ'
0	0	1	Byte[1]	1	Byte[1]	0	17	1	17	1	CPUZ'
1	1	1	0	1	0	1	17	1	1	1	Z30
1	1	1	1	1	1	1	1	1	1	1	Z40

<u>S1</u>	<u>S0</u>	<u>CPUC</u>	<u>CPUV</u>	<u>CPUN</u>	<u>CPUZ'</u>	CPUN or MSBR R<>	MSBQ Q<>
0	0	C8	V8	N8	ZLB	R<7>	Q<7>
0	1	C16	V16	N16	ZLW	R<15>	Q<15>
1	0	C24	V24	N24	ZUB	R<23>	Q<23>
1	1	C32	V32	N32	ZUW	R<31>	Q<31>

16 June 76  
ARR


# Processor Shift Register Logic







16 June 1976  
 ABCD

# Processor Status Control






17 June 1976  
 AM




# Processor Carry Generation

Low Processor Word



### High Processor Word




17 June 1976


ARB

# Processor Byte Disable Logic


(any BDx [x] places selected  
AUX's in a NO OP condition)




$\langle 07:04 \rangle$  Dest Control



$\langle 15:08 \rangle$  Dest Control



$\langle 23:16 \rangle$  Dest Control




$\langle 31:24 \rangle$  Dest Control

# Output Control State generation

The output control states are generated by using one of 8 selectors coded by BC2, 1, 0 -

a typical coding is given for A -

(all coders are 74151's except for UPWO - 74S151)



Notes: Code S1 is identical to B3D  
 Code B1D is identical to UPWO  
 total of 9 coders required!

17 June 1976  
 APO

# Shift Rotate Selects

<u>SR2</u>	<u>SR1</u>	<u>SR0</u>	<u>UP</u> <u>into LSBR</u>	<u>DOWN</u> <u>into MSBR</u>
0	0	0	'0'	'0'
0	0	1	'1'	'1'
0	1	0	MSBR	MSBR
0	1	1	MSBQ	MSBQ
1	0	0	C (Psw)	C (Psw)
1	0	1	CPUN + CPUN	CPUN + CPUN
1	1	0	* LSBR	LSBR
1	1	1	LSBQ	LSBQ

<u>SR5</u>	<u>SR4</u>	<u>SR3</u>	<u>UP</u> <u>into LSBQ</u>	<u>DOWN</u> <u>into MSBQ</u>
0	0	0	'0'	'0'
0	0	1	'1'	'1'
0	1	0	MSBR	MSBR
0	1	1	MSBQ	* MSBQ
1	0	0	C (Psw)	C (Psw)
1	0	1	CPUN + CPUN	CPUN + CPUN
1	1	0	LSBR	LSBR
1	1	1	* LSBQ	LSBQ


\* indeterminate states

MSBR are direct F states

# Simplified designs the Shift Rotate selectors

- 1) reduces Selectors from 4 (74S251's) to 2 (74S151's)
- 2) ensures tristates are never simultaneously enabled

Notes: Replaces Logican page 7 & Control state A, B, C, D on page 6



17 June 1976  
ABD



Down = I7/I7  
 Up = I7/I7




Tristates enabled by [4]  
 output states (inputs states are unused)

BC2	BC1	BC0	A	B	C	D	E
0	0	0	1	1	1	I7	I7
0	0	1	1	1	I7	1	I7
0	1	0	1	I7	I7	1	1
0	1	1	I7	1	I7	1	1
1	0	0	1	1	$\overline{B \wedge I7}$	$\overline{B \wedge I7}$	I7
1	0	1	$\overline{B \wedge I7}$	$\overline{B \wedge I7}$	I7	1	1
1	1	0	1	I7	1	1	I7
1	1	1	I7	1	1	1	I7



Logic

7408





B from IR decoding




17 June 1976  
APD



# Conditional Math control

- a) for use in shift & add multiplication
- b) non restoring division



<u>UPWO</u>	<u>M1</u>	<u>M0</u>	<u>CPU I1</u>
0	0	0	I1
0	0	1	C
0	1	0	C̄
0	1	1	I2
1	0	0	I1
1	0	1	N
1	1	0	Z
1	1	1	Z̄

Not necessary

these conditionally alter the ALU Same Operands

ie for  $I_2 = L$ ;  $I_0 = L$

and  $M1 = 0$ ;  $M0 = 1$

then if  $C = 0$       $\frac{R}{A}$       $\frac{S}{Q}$   
 if  $C = 1$           $\frac{0}{O}$         $\frac{0}{Q}$

or if  $I_2 = L$ ;  $I_0 = H$

and  $M1 = 0$ ;  $M0 = 1$


then if  $C = 0$       $\frac{R}{A}$       $\frac{S}{B}$   
 if  $C = 1$           $\frac{0}{O}$         $\frac{B}{B}$

etc.

18 June 1976

ARB

# Modified Conditional Match Control





$m_1$	$m_0$	
0	0	Normal
0	1	Multiplication
1	0	Restoring Division
1	1	Non-restoring Division

## Speed up of the CP counter zero detection logic

14

Reorganization of zero detect for the CP counter allows the zero to be detected in 16 nanoseconds, eliminating the clock as a source of delay in the Microcontroller logic






to CPU IS


$4\phi \xrightarrow{I} 11$   
 $+ 11$   
 $01 \xrightarrow{I} 10$  increment  
 $10 \rightarrow 01$   
 $+ 11$   
 $10 \xrightarrow{I} 01$  next  
  
 $04 \rightarrow 11$   
 $+ 1$   
 $00 \xrightarrow{I} 11$  decrnt  
  
 $11 \rightarrow 00$   
 $+ 1$   
 $10 \xrightarrow{I} 01$  decrnt

23 June 1976  
ARB


Not counting  
Zero Defect



Counting Down  
Zero Defect




Counting Up  
Zero Defect



74S11


Counter = Zero [1]

# ADX Logic (extended to 22 bits)




# PSW/SLR / Switch Data / Unibus Decoding

addresses > 777777 donat cause an msyn to be generated in the Unibus





# Alternate bus decoding




Read		Address	Function
A7	C	7	777776 Processor Status Register [L]
A2	B	6	777774 Stack Limit Register [L]
A1	A	5	777772 Processor Control Register [L]
		4	777774 IR (word only)
		3	777576 MMGT [L]
		2	777574 MMGT [L]
		1	777572 MMGT [L]
		0	777570 Console [L]

# Added Control for Select Logic


PSW select is 777776 [L]

PSW/SLR stroke read

777776 [L]  
777774 [L]





SLR select is 777774 [L]




~~Doesn't respond to Address but no write operation of Host  
Switch in Run position, Read always gives 177777 (line  
console)~~

Change Switch Register Buffers to 74S258's  
and allow reading of I Registers




27 June 76  
ARJ

# External / Internal Bus Select



All internal Addresses (except I Register) utilize  
the internal Data Out lines to receive data from CPU and  
the internal Data In lines to transmit data to the CPU  
The I Register expects its data on the Data **IN** lines!

# I Register Write Logic




27 June 1976

ARO

# Write Decoder


26




27 June 76

AGS

Modifications to the Panel logic to include the Multiplexer to the Microcode Address line & the Power/Fail Restart address sequencing



### Corsaire Panel Data Switches




OW Controller Board

17 July 76  
ABD

# Control Panel Logic

Microcode control



Causes a Microcode Halt  
L64  
w I/O L [H]  
w I/O H [H]

Micro Hold Clock Low [H]

Micro LED OR


Cp clock

Panel Reset & Power/Fuel Restart

Cons clock

Disable 2808 [H]

Disable 2809 [L]




1 July 1974  
ARB

Enable Address


# Buffers for

- Start
- Exam
- Continue
- Load Address
- Deposit
- Load processor control



a)

# ONE Bit of Microcode Address Display driver



c)

b)



## Microcode Storage Cards -

- 1) organized as two 2K by 128 bit storage elements
- 2) each 2Kx128 is organized as a 2Kx32 and a 2Kx96 bit arrays
  - 2Kx32 is IR Decoding Information
  - 2Kx96 is CPU Microcoding
- 3) each 2Kx32 and 2Kx96 is independently decoded
- 4) the memory is multiplexed allowing direct UNIBUS access for modification

### Data lines to each Card



- |    |   |           |            |          |
|----|---|-----------|------------|----------|
| a) | 128 Bits IN / 128 Bits Out  | Microcode | 8 (40 pin) | Tristate |
| b) | 16 Bits DATA IN<br>3 Bits WRITE Address<br>2 Bits WLB(L), WHE(L)<br>1 Ext R/W Control<br>2 Disable lines                              | IN/out    | 2 (40 pin) |          |
| c) | 12 Bits IR Decode Address<br>1 Bit I clock<br>2 Bit I Done<br>12 Bits Micro Address<br>1 Bit M clock<br>1 Bit M done<br>1 Bit EM done | IN/out    | 2 (40 pin) |          |






11 July 1974

ARRB



# Board Decoding / for 2Kx128

S140 / S40






11 July 76  
ARD



16 Bits DATA



Devo

Devo

Hold

Enable

L

mcl


EM

Bm

# Writable IR Decode/Microcode BUS Control


Address lines are from the buffered UNIBUS lines  
 lines, BMSYN is also from the buffered lines  
 All Data is obtained from the Unibus

Logic ensures that an IR Decode is completed before  
 a BUS Transaction is started



11 July 1976  
 APB

# Address Decoding



Decoded

Decoded

750


#55

IOS

u

DATA

# Read/Write Control



366/367

BUS

Buffered Address

A15

A14

A13

A12

A11

A10

Enable Address [I]

Power fail  
Reset [H]

A9

A8

A7

A6

A5

A4

Enable Addr [L]

Power fail  
Reset [H]

A3

A2

A1

MA11

MA10

MA9

MA8

MA7

MA6

MA5

MA4

MA3

MA2

MA1

MA0

WA3


WA2

WA1

Tristate


Microcode Address  
BUS

Word Select







~~Bus Buffered Address~~



~~Enable Address [L]~~



~~Enable Address [L]~~



~~Tristate  
IR Code Address  
Bus~~

~~Enable Address [L]  
Power pin Reset [L]~~

~~500~~



~~OE  
Microcontroller~~

~~Disables Microcontroller output to  
a tristate (High Z)~~

~~Enable Address [L]~~

~~500~~



~~Disable I code output address to  
a tristate (High Z)~~

Modification to I/O Control to insure that an access to microcode does not alter the I/O operation in progress.

### Double Buffered Data

Micro	I/O En	
micro	C0	} I/O operation
Micro	C1	
Micro	C2	
Micro	C3	
Micro	Byte Enable	
Micro	NDSP Enable	
Micro	MMGT0	
Micro	MMGT1	
Micro	MMGT2	

Lockhead  
Byte  
NDA  
Special

Combined Lockheads!

} these added from Decoded IR




not necessary with Buffered IR decoded Data!  
27 May 76 APD

Maybe necessary to Buffer the IR Decoded Address to eliminate errors when accessing the Microcode

\* If the IR Decoded Data is Buffered then the above need not be implemented!

(24 Jul 76)  
APD


# Modified Selectlogic for Scratch/Vector/and Programmed Branch Address




13 July 76  
AR0

# Redesign of Priority Clocks and Loadhead Address Coding 28

## for the Vector/Programmed BR Icode Addressing



CP clock is derived from the clearcurrent Priority Logic (using L40's)




CPU  
Inter Priority  
Coding

D address  
[H] is true  
E address  
Valid 13ns. from  
CP clock ↑

14 July 1976  
APB

# Redesign of Vector Address Selection Logic including Writable Vector Address control



14 July 1976  
ARB

# PROM/RAM Control

390Ω  
 Pull-ups  
 for  
 12 Bus lines  
 +  
 8 Data lines

Priority Branch  
 Address Extension

OC Bus

Vector Addressing

A B C D E F G H


PBA3  
 PBA2  
 PBA1  
 PBA0

I Bus

IA11  
 IA10  
 IA9  
 IA8  
 IA7  
 IA6  
 IA5  
 IA4  
 IA3  
 IA2  
 IA1  
 IA0

Bus Vector  
 Address  
 to  
 CPUs

Write Data IN



7772Ω = 777276 Enable Ram [1]


Enable PROM

[1]

# Processor Control Register - Logic

The Processor Control Register controls the Internal Processor operation by:

- a) selecting the Instruction Decoder (internal PDP-11 or EXT)
- b) selects the Vector group for Processor Traps
- c) specifies the Vector <sup>Group</sup> Address & Extension
- d) specifies the IR Decoder Extension Address
- e) Write enables the Writable Vector Store (WVS) and the Writable Control Store (WCS)



using PSR Selecting MMIO PAM/PDR

This register has bits 0 & 1 cleared by an init during a system reset, PGA3 & PGA2; IRA3 & IRA2 are set all other bits are cleared

The register may be loaded from the console directly

14 July 1976  
ARB

# Processor Central Register

All D inputs connected to  
Corresponding Internal BUS Data Lines


For DSW Turn, levels is '0'  
Tristate Drivers  
are 74367's

Tristate Drivers  
are 74367's


Clears

Presents

PCR  
WHOLEY








17 July 76  
ARD

# Updated Design of the Writable Central Memory


## Addressing



- 1 7421
- 1 7408
- 1 7404
- 2 7430
- 1 7410

18 July 76  
APD

# Write Control



# Data Control


two bits 16 shown

For 16 Bits


33

- 4) 74S37
- 16) 74157
- 2) 74S257
- 2) 74S258

Low Byte Data Strobe [H]





High Byte Data Strobe [H]




18 July 1976  
APB

# MCode / Icode Address Drivers

one bit of each shown




# Modification to the Microcontroller logic




## BUS Drivers —


INTERNAL DATA 16 Bits (4 phys)




INTERNAL ADDRESS & Control 32 Bits (8 phys)



~~UNIBUS Address & Control 32 Bits (8 phys)~~



~~UNIBUS DATA~~




19 July 76


APP

# IClock timing

this clock is part of the IR Decoder Logic and provides timing for instruction decoding



# Vector Read Clock from Vectors Access





24 July 76  
ARJ

# Modification of the Addressing Selection for Use with the External IR Decoder

1) 40 pin Connector

16 lines CPU Temp Reg/IR [1+]  
4 lines grounds

8 lines RAM Select External  
8 lines not used  
4 lines grounds




24 July 76  
APP




# IR Decode Data Register 32 Bits

loaded at end of instruction load and decode sequence




# Dual Port Memory Control Relation


Addresses Bit 0-21  
C0, C1, MSYN



Buffered Unibus Address (also Buffered Unibus Controls)



one bit of data word



25 July 76  
APB

# Current Cable Wiring list - CPU Board 39

Board #1 CPU

Cable #1 24 pin ; 20 lines available ; MMIO Control Data

1		7		13		19
2		8		14		20
3		9		15		21
4		10		16		22
5		11		17		23
6	GND	12	GND	18	GND	24

Cable #2 24 pin ; 20 lines available ; I/O

1		7		13		19
2		8		14		20
3		9		15		21
4		10		16		22
5		11		17		23
6	GND	12	GND	18	GND	24

Cable #3 40 pin ; 32 lines available ; UNIBUS Control

1		11		21		31
2		12		22		32
3		13		23		33
4		14		24		34
5	GND	15	GND	25	GND	35
6		16		26		36
7		17		27		37
8		18		28		38
9		19		29		39
10	GND	20	GND	30	GND	40

14 Aug 76  
APD

# Board #2 CPU

Cable #4 40 pin ; 32 lines available ; UNIBUS DATA/ADD lines are bidirectional OC

1	BD00L	11	BD08L	21	BA00L	31	BA08L	1
2	BD01L	12	BD09L	22	BA01L	32	BA09L	2
3	BD02L	13	BD00L	23	BA02L	33	BA10L	3
4	BD03L	14	BD11L	24	BA03L	34	BA11L	4
5	GND	15	GND	25	GND	35	GND	5
6	BD04L	16	BD12L	26	BA04L	36	BA12L	6
7	BD05L	17	BD13L	27	BA05L	37	BA13L	7
8	BD06L	18	BD14L	28	BA06L	38	BA14L	8
9	BD07L	19	BD15L	29	BA07L	39	BA15L	9
10	GND	20	GND	30	GND	40	GND	10

Cable #7 40 pin ; 32 lines available ; Data Register Out / IN DATA DRO is a direct Bus ; IND is a Tri-state Buffer Bus

1	DRO 0	11	DRO 8	21	IND 0	31	IND 8	1
2	DRO 1	12	DRO 9	22	IND 1	32	IND 9	2
3	DRO 2	13	DRO 10	23	IND 2	33	IND 10	3
4	DRO 3	14	DRO 11	24	IND 3	34	IND 11	4
5	GND	15	GND	25	GND	35	GND	5
6	DRO 4	16	DRO 12	26	IND 4	36	IND 12	6
7	DRO 5	17	DRO 13	27	IND 5	37	IND 13	7
8	DRO 6	18	DRO 14	28	IND 6	38	IND 14	8
9	DRO 7	19	DRO 15	29	IND 7	39	IND 15	9
10	GND	20	GND	30	GND	40	GND	10

Cable #9 40 pin ; 32 lines available ; Data & PSR to Console

1	DRO 0	11	DRO 8	21	PSR 0	31	PSR 8	1
2	DRO 1	12	DRO 9	22	PSR 1	32	PSR 9	2
3	DRO 2	13	DRO 10	23	PSR 2	33	PSR 10	3
4	DRO 3	14	DRO 11	24	PSR 3	34	PSR 11	4
5	GND	15	GND	25	GND	35	GND	5
6	DRO 4	16	DRO 12	26	PSR 4	36	PSR 12	6
7	DRO 5	17	DRO 13	27	PSR 5	37	PSR 13	7
8	DRO 6	18	DRO 14	28	PSR 6	38	PSR 14	8
9	DRO 7	19	DRO 15	29	PSR 7	39	PSR 15	9
10	GND	20	GND	30	GND	40	GND	10

Board # 2 CPU

193 40

Cable # 8 40 pin; 32 lines available; Data to Instruction Register  
Data for I Register

1	IRS 0	11	IRS 8	21	IR 0	31	IR 8
2	IRS 1	12	IRS 9	22	IR 1	32	IR 9
3	IRS 2	13	IRS 10	23	IR 2	33	IR 10
4	IRS 3	14	IRS 11	24	IR 3	34	IR 11
5	GND	15	GND	25	GND	35	GND
6	IRS 4	16	IRS 12	26	IR 4	36	IR 12
7	IRS 5	17	IRS 13	27	IR 5	37	IR 13
8	IRS 6	18	IRS 14	28	IR 6	38	IR 14
9	IRS 7	19	IRS 15	29	IR 7	39	IR 15
10	GND	20	GND	30	GND	40	GND

Cable # 2 40 pin; 32 lines available; MMGT Control

1	MM2 WLS	11	MM2 WLS	21	MM2 A 0	31	MM2 A 3
2	MM2 WHB	12	MM2 WHB	22	MM2 A 1	32	MM2 A 4
3	MM2 Read	13	MM2 Read	23	MM2 A 2	33	MM2 A 5
4	RUB	14	GND	24	MM2 A 3	34	MM2 A 6
5	GND	15	GND	25	GND	35	GND
6	MM1 WLS	16	XL	26	MM2 A 4	36	MM2 A 7
7	MM1 WHB	17	XH	27	MM2 A 5	37	MM2 A 8
8	MM1 Read	18	XA	28	MM2 A 6	38	MM2 A 9
9	GND	19	GND	29	MM2 A 7	39	MM2 A 10
10	GND	20	GND	30	GND	40	GND

Cable # 3 40 pin; 32 lines available; Interword address Bus & Control  
Receives Units Address & Control

1	IA 0	11	IA 8	21	IA 16	31	IBBSY
2	IA 1	12	IA 9	22	IA 17	32	IMSYN
3	IA 2	13	IA 10	23	IA 18	33	ISSYN
4	IA 3	14	IA 11	24	IA 19	34	DTDB (Data to bus)
5	GND	15	GND	25	GND	35	GND
6	IA 4	16	IA 12	26	IA 20	36	RBMSYN
7	IA 5	17	IA 13	27	IA 21	37	RBSSYN
8	IA 6	18	IA 14	28	GND	38	RU A 17
9	IA 7	19	IA 15	29	GND	39	RU A 18
10	GND	20	GND	30	GND	40	GND

14 Aug 76  
ARD

Board #2 CPU

Cable # 1 40 pin; 32 lines available; AD & ADX to Console  
Virtual

1	AD0	11	AD8	21	ADX 0	31	
2	AD1	12	AD9	22	ADX 1	32	
3	AD2	13	AD10	23	ADX 2	33	
4	AD3	14	AD11	24	ADX 3	34	
5	GND	15	GND	25	GND	35	GND
6	AD4	16	AD12	26	ADX 4	36	
7	AD5	17	AD13	27	ADX 5	37	
8	AD6	18	AD14	28		38	
9	AD7	19	AD15	29		39	
10	GND	20	GND	30	GND	40	GND

Cable # 5 40 pin; 32 lines available; AD & ADX to Console  
Physical

1	GAD0	11	GAD8	21	GAD16	31	C'
2	GAD1	12	GAD9	22	GAD17	32	V'
3	GAD2	13	GAD10	23	GAD18	33	Z'
4	GAD3	14	GAD11	24	GAD19	34	N'
5	GND	15	GND	25	GND	35	GND
6	GAD4	16	GAD12	26	GAD20	36	
7	GAD5	17	GAD13	27	GAD21	37	
8	GAD6	18	GAD14	28		38	
9	GAD7	19	GAD15	29		39	
10	GND	20	GND	30	GND	40	GND

Cable # 6 40 pin; 32 lines available mmBT

1	AD0	11	AD8	21	IA0	31	IA8
2	AD1	12	AD9	22	IA1	32	IA9
3	AD2	13	AD10	23	IA2	33	IA10
4	AD3	14	AD11	24	IA3	34	IA11
5	GND	15	GND	25	GND	35	GND
6	AD4	16	AD12	26	IA4	36	IA12
7	AD5	17	AD13	27	IA5	37	IA13
8	AD6	18	AD14	28	IA6	38	IA14
9	AD7	19	AD15	29	IA7	39	IA15
10	GND	20	GND	30	GND	40	GND

## Board # 1 CPU

41

Cable # 4 40 pin; 32 available; Central Data Rise

1		11		21		31	
2		12		22		32	
3		13		23		33	
4		14		24		34	
5	GND	15	GND	25	GND	35	GND
6		16		26		36	
7		17		27		37	
8		18		28		38	
9		19		29		39	
10	GND	20	GND	30	GND	40	GND

Cable # 5 40 pin; 32 available

Microcode to Console (63:31)  
Rufford microcode.

1	Bm 32	11	Bm 40	21	Bm 48	31	Bm 56
2	Bm 33	12	Bm 41	22	Bm 49	32	Bm 57
3	Bm 34	13	Bm 42	23	Bm 50	33	Bm 58
4	Bm 35	14	Bm 43	24	Bm 51	34	Bm 59
5	GND	15	GND	25	GND	35	GND
6	Bm 36	16	Bm 44	26	Bm 52	36	Bm 60
7	Bm 37	17	Bm 45	27	Bm 53	37	Bm 61
8	Bm 38	18	Bm 46	28	Bm 54	38	Bm 62
9	Bm 39	19	Bm 47	29	Bm 55	39	Bm 63
10	GND	20	GND	30	GND	40	GND

14 Aug 76  
ARD

Board #1 CPU

Cable #6 40 pin; 32 available

Microcode to Console  
<31:47

1	Bm 0	11	Bm 8	21	Bm 16	31	Bm 24	1
2	Bm 1	12	Bm 9	22	Bm 17	32	Bm 25	2
3	Bm 2	13	Bm 10	23	Bm 18	33	Bm 26	3
4	Bm 3	14	Bm 11	24	Bm 19	34	Bm 27	4
5	GND	15	GND	25	GND	35	GND	5
6	Bm 4	16	Bm 12	26	Bm 20	36	Bm 28	6
7	Bm 5	17	Bm 13	27	Bm 21	37	Bm 29	7
8	Bm 6	18	Bm 14	28	Bm 22	38	Bm 30	8
9	Bm 7	19	Bm 15	29	Bm 23	39	Bm 31	9
10	GND	20	GND	30	GND	40	GND	10

Cable #7 40 pin; 32 available

TRAP vector IN to Control  
scratched by unit

1	TV 0	11	TV 8	21	SCR 0	31	SCR 8	1
2	TV 1	12	TV 9	22	SCR 1	32	SCR 9	2
3	TV 2	13	TV 10	23	SCR 2	33	SCR 10	3
4	TV 3	14	Z	24	SCR 3	34	SCR 11	4
5	GND	15	GND	25	GND	35	GND	5
6	TV 4	16	TV 11	26	SCR 4	36	SCR Read Enable	6
7	TV 5	17	TV 12	27	SCR 5	37		7
8	TV 6	18	TV 13	28	SCR 6	38		8
9	TV 7	19	TV 14	29	SCR 7	39		9
10	GND	20	GND	30	GND	40	GND	10

SCR write enable  
decoded on CPU Board (7425)  
(I/O Section)

240x26



# Board #3 CPU

Cable # 1 40 pin; 32 available

Microcode in <95:64>  
Direct Microcode/Buffer Micro

1	Dm 64	11	Dm 72	21	Bm 80	31	Bm 88
2	Dm 65	12	Dm 73	22	Bm 81	32	Bm 89
3	Dm 66	13	Dm 74	23	Bm 82	33	Bm 90
4	Dm 67	14	Dm 75	24	Bm 83	34	Bm 91
5	GND	15	GND	25	GND	35	GND
6	Dm 68	16	Dm 76	26	Bm 84	36	Bm 92
7	Dm 69	17	Dm 77	27	Bm 85	37	Bm 93
8	Dm 70	18	Dm 78	28	Bm 86	38	Bm 94
9	Dm 71	19	Dm 79	29	Bm 87	39	Bm 95
10	GND	20	GND	30	GND	40	GND

Cable # 2 40 pin; 32 available

Microcode In <63:32>  
Direct Microcode

1	Dm 32	11	Dm 40	21	Dm 48	31	Dm 56
2	Dm 33	12	Dm 41	22	Dm 49	32	Dm 57
3	Dm 34	13	Dm 42	23	Dm 50	33	Dm 58
4	Dm 35	14	Dm 43	24	Dm 51	34	Dm 59
5	GND	15	GND	25	GND	35	GND
6	Dm 36	16	Dm 44	26	Dm 52	36	Dm 60
7	Dm 37	17	Dm 45	27	Dm 53	37	Dm 61
8	Dm 38	18	Dm 46	28	Dm 54	38	Dm 62
9	Dm 39	19	Dm 47	29	Dm 55	39	Dm 63
10	GND	20	GND	30	GND	40	GND

14 Aug 76  
ARD

## Board 3 CPU

Cable # 3 40 pin, 32 available

Microcode in <3120>  
Direct microcode

1	Dm 0	11	Dm 8	21	Dm 16	31	Dm 24	1
2	Dm 1	12	Dm 9	22	Dm 17	32	Dm 25	2
3	Dm 2	13	Dm 10	23	Dm 18	33	Dm 26	3
4	Dm 3	14	Dm 11	24	Dm 19	34	Dm 27	4
5	GND	15	GND	25	GND	35	GND	5
6	Dm 4	16	Dm 12	26	Dm 20	36	Dm 28	6
7	Dm 5	17	Dm 13	27	Dm 21	37	Dm 29	7
8	Dm 6	18	Dm 14	28	Dm 22	38	Dm 30	8
9	Dm 7	19	Dm 15	29	Dm 23	39	Dm 31	9
10	GND	20	GND	30	GND	40	GND	10

Cable # 4 40 pin, 32 available

(IR Decoded Data / Select Data)

1	(OOD) IR (CPU) (→)	11	XL	21	SRC 0	31	Byte
2	IR LB (→)	12	XH	22	SRC 1	32	Special
3	IR HB (→)	13	XA	23	SRC 2	33	NDA
4	Start IR Decode (→)	14		24	SRC 3	34	C Lookahead
5	GND	15	GND	25	GND	35	GND
6	IR Decode (→)	16		26	DST 0	36	WLB strobe
7	PCR WLB (→)	17		27	DST 1	37	WHB strobe
8	PCR WHB (→)	18		28	DST 2	38	Read strobe
9	PCR Read (→)	19		29	DST 3	39	
10	GND	20	GND	30	GND	40	GND

## Board #4 CPU

Cable #1

40 pin

32 available


Data Switch / Control Switch  
from Console

1	DS 0	11	DS 8	21	DS 16	31	CS 0
2	DS 1	12	DS 9	22	DS 17	32	CS 1
3	DS 2	13	DS 10	23	DS 18	33	CS 2
4	DS 3	14	DS 11	24	DS 19	34	CS 3
5	GND	15	GND	25	GND	35	GND
6	DS 4	16	DS 12	26	DS 20	36	CS 4
7	DS 5	17	DS 13	27	DS 21	37	CS 5
8	DS 6	18	DS 14	28	<del>DS 22</del>	38	CS 6
9	DS 7	19	DS 15	29	<del>DS 23</del>	39	CS 7
10	GND	20	GND	30	GND	40	GND

14 Aug 76  
ASD



Arithmetic Logic



UNIBUS  
16 Data

Internal Address  
+ Control

MMIO Control

to Channel  
AD:APX (Virtual)



BRANCH Card Sel	CPUIS	W. Data in Card	DATA	CPUIS Drive	Center INV	Control Program Switch Lines	I
150	CPUIS <1> 150	CPUIS <1> 150	SCR <1:10> S172	PSR <3:10> S157	PSR S175	DIS	ADD 42
	CPUIS <2> 150	CPUIS <2> 150	SCR <3:2> S172	PSR <7:14> S157	PSR S257	<del>DIS</del>	ADD 43
	CPUIS <3> 150	CPUIS <3> 150	SCR <5:4> S172	PSR <11:8> S157	PSR S175	CLC φ8	ADD 42
	CPUIS <4> 150	CPUIS <4> 150	SCR <7:6> S172	PSR <15:12> S157	PSR S175	Switch Control PSR φ8	SCR INV Sφ4
	CPUIS <5> 150	CPUIS <5> 150	SCR <9:8> S172	PSR <19:17> S157	PSR S257	PSR Sφ8	SCR INV Sφ4
	CPUIS <6> 150	CPUIS <6> 150	SCR <13:12> S172	CNTA 157	CNTA 83A	CNTA S11	PSR/WE/SOR S32
	CPUIS <7> 150	CPUIS <7> 150	SCR <15:14> S172	CNTA 157	CNTA S175	CNTA Sφ4	Counter S133
	CPUIS <8> 150	CPUIS <8> 150	SCR S172	CNTA 157	CNTA S175	CNTA S74	Counter S133
	CPUIS <9> 150	CPUIS <9> 150	SCR S172	CNTA 157	CNTA S175	CNTA S74	Counter S133
	CPUIS <10> 150	CPUIS <10> 150	SCR S172	CNTA 157	CNTA S175	CNTA S74	Counter S133
	CPUIS <11> 150	CPUIS <11> 150	SCR S172	CNTA 157	CNTA S175	CNTA S74	Counter S133
	CPUIS <12> 150	CPUIS <12> 150	SCR S172	CNTA 157	CNTA S175	CNTA S74	Counter S133
	CPUIS <13> 150	CPUIS <13> 150	SCR S172	CNTA 157	CNTA S175	CNTA S74	Counter S133
	CPUIS <14> 150	CPUIS <14> 150	SCR S172	CNTA 157	CNTA S175	CNTA S74	Counter S133
	CPUIS <15> 150	CPUIS <15> 150	SCR S172	CNTA 157	CNTA S175	CNTA S74	Counter S133

## Redesign of BUS I/O Logic -


- a) combines all BUS data from CPU & UNIBUS into a single Address Bus, a single DATA IN BUS (Tristate) and a single DATA out BUS (Driver).

additional Controls are DATA (R) places

DRY data on BUS else UNIBUS Received Data is on BUS


15 Aug 76  
ARV






# Redesign of CPU clock

provides selectable clock rates in 16ns intervals from  
~ 150 to 350 NS by tapered delay line





# Redesigning the IR Register Logic

- a) include CPU loading
- b) memory addressing
- c) IR loading
- d) instruction decoding
- e) address relation / branch coding

$$\frac{R_1 R_2}{R_1 + R_2} = 8$$

$$R_2 = 4R_1$$

$$\frac{R_1 R_2}{R_1 + R_2} = 100$$

$$R_1 R_2 = 100(R_1 + R_2)$$

$$4R_1^2 = 100R_1 + 400R_1$$

$$R_1 = 126 \quad 500 \lambda$$

$$\begin{array}{r} 1200 \\ 480 \\ \hline 660 \\ 89 \\ \hline 171180 \\ 153 \\ \hline 150 \end{array}$$

$$\frac{90}{65} = \frac{28}{34} \quad 14 \times 12$$

$$\begin{array}{r} 64 \\ +16 \\ \hline \times 80 \\ \hline (160) - 160 \\ \hline 90/2 = 45 \end{array}$$

$$8 \times 6 = 48$$


$$90/2 = 45$$

# on CPU Board

## Operations


### 1) Load IR (CPU0)

- \* No decoding store data in instruction Register Rank 1 & 2 for microcode Address selection and branch selection



### 2) DATA IR

- \* load 1st rank I register by BUS Controller set IR Loaded Flag
- \* initiate I reg decoding when WIO L or H is asserted clear I/O Busy at time IR is decoded and transfer 1st rank I reg into 2nd rank I reg.




### 3) BUS addressed (WLB/WHB)

- \* Load 1st rank I register by Bus Control
- \* Set IR flag, I/O Busy, decode IR load 2nd rank I reg, clear I/O Busy


on Priority/Decoder Board

49




27 Aug 1976  
ARCS

# IR Decode Control / on CPU Board



# Address Bus Multiplexer



This configuration is used for AD bits 0-21  
and lines C0, C1

BUS 2-7

BUS 2-7



Console Board layout -

Parts utilized

Central Panel

M. E. I. Address  
Bufford Lines  
+ 1/2 General Permit

Bufford Microcode  
(95-127)

Bufford Microcode  
(48-11)

"

IR Address

174

174

17

17

17

17

17

17

17

17

5

[ ]

Bufford Microcode  
(82-61)

Bufford Microcode  
(64-95)

Next  
Micro Address

174

174

17

17

17

17

17

17

17

17

Current  
Micro Address

ADD  
157

ADD  
157

ADD  
157

17

17

17

17

17

17

17

Previous  
Micro Address

ADD  
157

ADD  
157

ADD  
157

17

17

17

17

17

17

17

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16



16

16

16



16

16




# Grand Recoding / PROM É 1Kx128

For 256x4 PROMs



For 1Kx8 RAMs



## Microcode Base layout

Board for 128x1024 PROM

128x1024 RAM

includes data buffer/inverter

Left Half Micro Board #1

Tristate Micro In  
 <31:07

Buffered Micro out  
 <31:07

Tristate Micro In  
 <63:32


Buffered Micro out  
 <63:32


Tristate Micro In  
 <95:64

Buffered Micro out  
 <95:64

Tristate Micro In  
 <127:96

Buffered Micro out  
 <127:96





3 Sep 26 ARO









Power Fail / Auto Restart  
logic

to be included in Control Card


5 Sept 76 ABA

# CPU Power Monitor



PDOWN

# Power fail sequencing



6 Syst 76

# Redesign the Branch Selector to include 32 branch conditions and their encodings



Conditions (Logical)		Conditions (machine)
0) $N \neq C$		$\phi / I$
1) $Z / \bar{Z}$	BEQ/RNE	Same Operand Bit $\phi / -$
2) $N \neq V / \overline{N \neq V}$	BLT/RBE	Clock Counter $\phi / -$
3) $(N+V) \neq Z / \overline{(N+V) \neq Z}$	BLE/RGT	BUS Interrupt / -
4) $N / \bar{N}$	BMI/RPL	Lookahead DATA In Progress / -
5) $C \neq Z / \overline{C \neq Z}$	BLOS/RHI	Current User Mode / - (Manual)
6) $V / \bar{V}$	BVS/RVC	Previous User Mode / - (Manual)
7) $C / \bar{C}$	BCS/RCC	MMGT Enabled / -
8) $N \neq C'$		Interrupt Pending / -
9) $Z' / \bar{Z}'$		Power Fail PWDN [H] / -
10) $N \neq V' / \overline{N \neq V'}$		IRP (w. Bus) / -
11) $(N' + V') \neq Z' / \overline{(N' + V') \neq Z'}$		Register Address / -
12) $N' / \bar{N}'$		High Register Address / -
13) $C' \neq Z' / \overline{C' \neq Z'}$		
14) $V' / \bar{V}'$		TRACE BIT / -
15) $C' / \bar{C}'$		Byte Enabled Instruction / -

CPU Board

Control Board

6 Sept 76  
ARR

# Coding Logic




Moved IR/SW Data Read Select to Central Board

Moved Write Read Reviews to Central Board

6 Sept 76  
ARD

Modify the Scratch Register Read/Write to be enabled only during a 'next instruction' code


- 00 Read address CA0, CA1, CA2
- Write Address CA3, CA4, CA5
- Write enabled CA0, CA1, CA2, CA6



2 Jan 77








IXMSYNH - CPU or External Access }  
 Imsyn - CPU Access only } 8 Jan 77

11 Sep 76  
 ABB





Includes for one microcontroller

12 Sept 76  
ARD

New Designs —

Male BR [ICODE] conditional

male BR [Icodes] JSR's



①

4/65

②

① Modify CPU Panel #1 to eliminate the PSW/Microcode Select Bit

CPU FS Selection




MCODE Inhibits the clocking of the processor status when the status selection microcode is used as a data word into the processor

~~② Move CCP Bit to position 63  
Rename CINI (clear interrupt)  
for clearing external interrupt logic~~

~~Delete 1/2 AIS & 1/2 AM  
signal CNT directly to XES/12~~

Add D flipflop for microcode halt state -

# Interrupt Inhibit / Enable Logic




Enable interrupt by 12 loaded  
 replace G1 (34) with 7450d  
 add F2 371 with 7421


Coding


BCA8	BCA7	
0	0	No op
0	1	Enable Interrupt
1	0	
1	1	

# CPU Priority Clocking Logic



## Address coding





29 Dec 1976  
ARQ



Control States - Enabled During Specified Microprocessor Cycles  
(Next, Repeat, Icode, Stack)


BCA6 - [H] enables writing into Scratch Registers

<u>BCA8</u>	<u>BCA7</u>	
0	0	NO OP
0	1	Enable INT Logic immediate
1	0	Disable INT Logic immediate
1	1	Enable INT Logic Delayed single instruction

BCA9 - Clear internal interrupt flags

operations performed during 2nd half cycle of CPU clock

# Internal Interrupt Control Logic



29 Dec 1976

ABD

# Microcontroller Branching Logic

66

a) 16 Conditional Branching operations to control program flow

Notes:

Next Address	from PC	(S1 = $\phi$ ; S $\phi$ = $\phi$ )
Repeat Address	from AR	(S1 = $\phi$ ; S $\phi$ = 1)
Stack Address	from STKO	(S1 = 1; S $\phi$ = $\phi$ )
ICODE; BRANCH Address	from D	(S1 = 1; S $\phi$ = 1)

Microcode Branch address enabled by  $D = \phi \wedge \text{No F Branch}$

OR Conditional Branch enabled by  $D = \phi \wedge C = \phi \wedge \text{No F Branch} \wedge [CN]$

Priority lock enabled by  $D = 1; C = 1; B = 1$

Priority clear enabled by  $D = 1; C = 1$

31 Dec 1976

ARD

# Current Status

<u>D</u>	<u>C</u>	<u>B</u>	<u>A</u>	<u>Operation</u>	<u>Cond (<math>\emptyset, 1</math>)</u>	<u>S1</u>
$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$	Branch (Micro) V Condition	[CN]	1
$\emptyset$	$\emptyset$	$\emptyset$	1	Conditional Branch (Micro) V $\langle C \rangle \langle N \rangle$ ; Next	[CN]	[CN]
$\emptyset$	$\emptyset$	1	$\emptyset$	Conditional Branch (Micro) V $\langle V \rangle \langle Z \rangle$ ; Next	[CN]	[CN]
$\emptyset$	$\emptyset$	1	1	Conditional Branch (Micro) V $\langle C \rangle \langle V \rangle \langle Z \rangle \langle N \rangle$ ; Next	[CN]	[CN]
$\emptyset$	1	$\emptyset$	$\emptyset$	Conditional Branch; Repeat	[CN]	[CN]
$\emptyset$	1	$\emptyset$	1	Conditional Branch; Next	[CN]	[CN]
$\emptyset$	1	1	$\emptyset$	Conditional JSR; Repeat	[CN]	[CN]
$\emptyset$	1	1	1	Conditional JSR; Next	[CN]	[CN]
1	$\emptyset$	$\emptyset$	$\emptyset$	Conditional Next; Repeat	[CN]	$\emptyset$
1	$\emptyset$	$\emptyset$	1	Conditional Pop Stack; Next	[CN]	$\emptyset$
1	$\emptyset$	1	$\emptyset$	Conditional RTS; Repeat	[CN]	[CN]
1	$\emptyset$	1	1	Conditional RTS; Next	[CN]	[CN]
1	1	$\emptyset$	$\emptyset$	Conditional Branch Icode (CP); Next	[CN]	[CN]
1	1	$\emptyset$	1	Conditional JSR Icode (CP); Next	[CN]	[CN]
1	1	1	$\emptyset$	Conditional Branch Icode (NP); Next	[CN]	[CN]
1	1	1	1	Conditional JSR Icode (NP); Next	[CN]	[CN]

Microcontroller Control Signals

<u>S1</u>	<u>S0</u>	<u>FE</u>	<u>PUP</u>	<u>CN</u>	<u>OR0</u>	<u>OR1</u>	<u>OR2</u>	<u>OR3</u>
1	1	1	X	1	[CN]	φ	φ	φ
[CN]	[CN]	1	X	1	φ	φ	φ	φ
[CN]	[CN]	1	X	1	<C>	<N>	φ	φ
[CN]	[CN]	1	X	1	φ	φ	φ	φ
[CN]	[CN]	1	X	1	<V>	<Z>	φ	φ
[CN]	1	1	X	1	<C>	<V>	<Z>	<N>
[CN]	[CN]	1	X	1	φ	φ	φ	φ
[CN]	1	[CN]	X	1	φ	φ	φ	φ
[CN]	[CN]	[CN]	X	1	φ	φ	φ	φ
φ	[CN]	1	X	1	}			
φ	φ	[CN]	X	1				
[CN]	[CN]	[CN]	X	1	}			
[CN]	φ	[CN]	X	1	}			
[CN]	[CN]	1	X	1	}			
[CN]	[CN]	[CN]	X	1	}			
[CN]	[CN]	1	X	1	}			
[CN]	[CN]	[CN]	X	1	}			

PUP is generated by Sφ

31 Dec 1976  
ARS

# Special Conditions

## a) Force Branch


1. Must Select the D input

$S1 = 1, S4 = 1$

2. Must disable any OR logic

3. must disable any push/pop stack


$FE = 1$




Micro  
Operat

# Signal Generation

Microcode  
Operation Code (4 Bits)




See page 70




31 Dec 1976

ABD









See page 70

HNL  
LWL




31 Jan 76  
ABD

# Microcontroller Data Bus Decoding




2 Jan 1977  
ARB

# IR Decoding Clock & Timing



# Modifications to the BUS Control Access to Microcode Rom's




7 Jan 77  
 ARB

# Modifications to CPU Panel #1

Delete DATA → BUS [L]

Add UBSYN [L] indicates internal Read data → External Units



This logic enables data from the internal Bus to the Units during a Read operation from the Units if the internal UBSYN [L] is present. ~~During a CPU I/O operation AD-Bus [L] inhibits this logic~~


All IC's available in unused sections of CPU Panel #1 Board #1

8 Jan 77


ARD

# 16K Read/Write Memory Panel

## Address Selector





Selectable for any 16K slot from 0 to 112K accessible  
by CPU only or CPU and Unibus



9 Jan 77  
 ABB


# Write Decoding

Acc




Add. requires 23 74S37 (20 drivers, 3 Buffers)

## Tristate output gate





# Access timing



for 250ns Access memory

$$T_1 = 100\text{ns}$$


$$T_2 = 50\text{ns}$$

9 Jan 1977

ABP

# Modify Write enabling to



- 1) writing enabled 15ns after chip selected
- 2) writing terminated 25ns before chip enable deselects




(2 each for each 8M half)

10 Jan 77  
ABO

# Programmed Priority clear & set



for  $\overline{IO9} = H$   
 $IO8 = H$




clear Program Counter



for  $IO7 = H$


set priority EB



15 Jan 77

ABB

# Conditional Branch Instruction Coding



Vector Rom / Prom Access timing / write timing

(see page 74, 64, 25, and 71)

