

COMPUTER DESIGN (1)

TABLE OF CONTENTS (3 March - 7 June 1976)

pg	
1-2	Summary of Condition Codes (PDP-11/35)
3	Preliminary Destination Microcode
4	Preliminary Source Microcode
5-7	Single Operand Microcode
8	Begin Microcode
9-10	Double Operand Microcode
11	Other Codes
12	Console Routine / Trap Routines
13	Modifications to Source / Destination Codes
14	Trap Vector / RTI / RTT
15	—
* 16	Stack Limit Option
* 17-20	Preliminary Force Branch / Interrupts / Instruction Sequence Logic
21	Modified Stack Check Logic
* 22-23	CPU Data Register / I/O Data Register + BUS interface
* 24	Preliminary CPU clock
* 25	Step Counter Logic
26	CPU IS Logic Description
* 27-29	CPU Micro Controller Logic
* 30-31	PSW Logic

7 June 1976
ASD

PP

- 32 N, V, C, Z Bit Selector Logic
- 33 Shift Rotate Control Logic
- 34 Word/Byte Condition Code Select Logic
- 35 ^{Byte Enable Logic} Carry IN Logic for MPU
- 36-37 A & B Port Address Multiplexers
- 38 Refined Dest/Source Addressing Code
- * 39-40 Second Trial Microcontroller Logic
- * 41-51 First I/R Decoding Logic
- * 52 Optimal SPL Logic (11/45)
- * 53-54 First I/O Control Sequencer
- 55-56 Address Register & BUS Drivers
- 57 Modification in Interrupt Handling
- * 58 INTR Programming
- 59-62 First Trial NPR & BRANCH Request Logic
- * 63-65 First Trial Complete I/O BUS Control Logic
- 66 Currently Designated Microcode Lines
- 67 Preliminary BUS Address Decoder for PSW, SLR, Console Switches
- 68-69 Revisions of PSW Logic
- * 70-72 Redesign of BR Logic
- * 73 Priority Logic
- * 74 Clear Selected Priority Logic

PP

- 75 Changes in BUS I/O described
- 76 Notes on the Lookahead DATA IR
- 77-79 IR Decoding data
- 80-81 Writable Control Stores / Control Register listing
- 82-85 IR Decoding Logic
- 86-87 Redesign of the Microcontroller Logic (AM2909)
- 88 Redesign of DReg / BUS I/O Logic
- 89 Redesign of CPU Clock
- 90 Redesign of Counter Logic
- 91-94 Redesign of I/O BUS Control Logic
- 95 CPU Sense Signals (Timing Diagrams)
- 96-97 EIS for MPY, DIV, ASH, ASHC
- 98-99 Redesign of High Order Priority Logic
Clear Current Priority Logic
- 100-101 Priority Clock
Trap Group Priority Encoder
- 102 Program Priority Encoder
BR Code Address Multiplexer

* indicate deleted items

7 June 1976
ARR

Summary of Condition Code Settings for PDP-11 instructions

	N (=1 if)	Z (=1 if)	V	C
CLR (B)	\emptyset	1	\emptyset	\emptyset
COM (B)	$<\emptyset$	$=\emptyset$	\emptyset	1
INC (B)	$<\emptyset$	$=\emptyset$	overflow	—
DEC (B)	$<\emptyset$	$=\emptyset$	overflow	—
NEG (B)	$<\emptyset$	$=\emptyset$	overflow	\overline{Z}
ADC (B)	$<\emptyset$	$=\emptyset$	overflow	carry
SBC (B)	$<\emptyset$	$=\emptyset$	overflow	carry
TST (B)	$<\emptyset$	$=\emptyset$	\emptyset	\emptyset
ROR (B)	$<\emptyset$	$=\emptyset$	N+C	C from Rotate
ROL (B)	$<\emptyset$	$=\emptyset$	N+C	C from Rotate
ASR (B)	$<\emptyset$	$=\emptyset$	N+C	C from Shift
ASL (B)	$<\emptyset$	$=\emptyset$	N+C	C from Shift
SWAB	$<\emptyset$ Set from Lower Byte (after SWAB)	$=\emptyset$	\emptyset	\emptyset
SXT	$<\emptyset$	$=\emptyset$	\emptyset	—

3 March 1976
ASB

Condition Codes

	N	Z	V	C
MOV (B)	< 0	= 0	0	—
CMP (B)	< 0	= 0	overflow	carry
ADD	< 0	= 0	overflow	carry
SUB	< 0	= 0	overflow	carry
BIT (B)	< 0	= 0	0	—
BIC (B)	< 0	= 0	0	—
BIS (B)	< 0	= 0	0	—
XOR	< 0	= 0	0	—
MFPI	< 0	= 0	0	—
MTPI	< 0	= 0	0	—
MUL	< 0	= 0	0	carry
DIV	< 0	= 0	1 if same = 0 1 if overflow	1 if same = 0
ASH	< 0	= 0	$N \neq N'$ ie if sign changed	loaded
ASHC	< 0	= 0	$N \neq N'$ ie if sign changed	loaded

Condition Codes

2

	N	Z	V	C
FADD	$\neq \phi$	$= \phi$	$\neq \phi$	$\neq \phi$
FSUB	$\neq \phi$	$= \phi$	$\neq \phi$	$\neq \phi$
FMUL	$\neq \phi$	$= \phi$	$\neq \phi$	$\neq \phi$
FDIV	$\neq \phi$	$= \phi$	$\neq \phi$	$\neq \phi$

For errors TRAP Through Location 244

the $V = 1$; if an error

$N = 1$; if underflow or divide by zero

$C = 1$; if divide by zero

$Z = \phi$

3 March 1926

AOB

Additional Codes -

[17

FOR UEN	000	FOR	00	FOR	0000
ENR	00	ENR	00	ENR	0000
ADD	00	ADD	00	ADD	0000
SUPPLY	00	SUPPLY	00	SUPPLY	0000
REM	00	REM	00	REM	0000
RTS	00	RTS	00	RTS	0000
XOR	00	XOR	00	XOR	0000
AND	00	AND	00	AND	0000
OR	00	OR	00	OR	0000
NOT	00	NOT	00	NOT	0000
SHL	00	SHL	00	SHL	0000
SHR	00	SHR	00	SHR	0000
ROL	00	ROL	00	ROL	0000
ROR	00	ROR	00	ROR	0000
LAR	00	LAR	00	LAR	0000
LAL	00	LAL	00	LAL	0000

V

[17 words]

Preliminary Destination Mode Microcode

Destination Address left in AD

Destination Data left in DI

Stack Check Register EXR6 (loaded for all modes -

1, 2, 4 & 6)
FETCH = DATIP/or DATA (special) ; RX from Destination Operand
OR No Access in Certain Instructions (NDA) with Enable for DATA

Mode 1 WIO[LI]RX → AD ; BR to [END] ; FETCH ; Special Enable (SE)

Mode 2 WIO[LI]RX → AD ; RX+1 → RX ; Fetch ; Special Enable
RX+1 → RX ; (Byte Conditional or R6/R7)
BR to [END]

Mode 3 WIO[LI]RX → AD ; RX+1 → RX ; DATA
RX+1 → RX
[OUT 1] WAIT FOR I/O [H] ; DI → AD ; BR to [IRCODE] ; FETCH (SE)

Mode 4 RX-1 → RX (Byte Conditional or R6/R7)
[OUT 1] WIO[LI]RX-1 → AD ; BR [END] ; FETCH (SE)

Mode 5 RX-1 → RX
WIO[LI]RX-1 → RX & AD ; BR to [OUT 1] ; DATA

Mode 6 WIO[LI]R7 → AD ; R7+1 → R7 ; DATA
R7+1 → R7
WAIT FOR I/O [H] ; DI+RX → AD ; BR to [END] ; FETCH (SE)

Mode 7 WIO[LI]R7 → AD ; R7+1 → R7 ; DATA
R7+1 → R7
WAIT FOR I/O [H] ; DI+RX → AD ; BR [OUT 1] ; DATA

[END] R6 - STL → SoR ; BR [IRCODE]

WIO - Wait for I/O

3 March 1976

ARD

Destination Instruction times in Cycles + Memory Access
 (Computed for 200 NS Microcycle + 600 NS Access)
 (800 ns)

	Micro	+ Mem	μ sec	+ Store
Mode 1	1	1	.8 (1.0)	.3 .325
Mode 2	1	1	.8 (1.0)	.3
Mode 3	2	2	1.6 (2.0)	.3
Mode 4	2	1	1.0 (1.2)	.3
Mode 5	3	2	1.8 (2.2)	.3
Mode 6	2	2	1.6 (2.0)	.3
Mode 7	3	3	2.4 (3.0)	.3

for NDA's subtract 1 Memory Access Cycle
 and add 1 Micro cycle for Modes 1, 2, 4 & 6

on Byte DATO's BUS control

positions byte properly for write sequence

[18 words] Preliminary Source Mode Microcode

Program Counter left in AD

Some Data left in TP ; All fetches are DATI

Stack check register EXR6 loaded after Modes 1/2, 4 & 6

Rx from Same Operand

Mode	WI/O [L];	Rx → AD ;	BR [END]	;	DATI (BE)
Mode 1	WI/O [L];	Rx → AD ;	BR [END]	;	DATI (BE)
Mode 2	WI/O [L];	Rx → AD ; Rx+1 → Rx ;	BR [END]	;	DATI (BE)
Mode 3	WI/O [L];	Rx → AD ; Rx+1 → Rx ;	BR [END]	;	DATI (BE)
	[out1] WI/O [H];	DI → AD ;	BR [END]	;	DATI (BE)
Mode 4	WI/O [L];	Rx-1 → Rx (conditional on Byte or R6/R7)	BR [END]	;	DATI (BE)
Mode 5	WI/O [L];	Rx-1 → Rx ;	BR [out1]	;	DATI (BE)
Mode 6	WI/O [L];	R7 → AD ; R7+1 → R7 ;	BR [END]	;	DATI (BE)
Mode 7	WI/O [L];	R7 → A ; R7+1 → R7 ;	BR [out1]	;	DATI (BE)

[END] R6 - SLR → SoR
[END] WI/O [H]; R7 → AD; DI → TP; BR [RCODE]

~~R6 - Stack Limit~~
~~TI + 440 → TI - Red Stack~~
~~TI + 440 → TI + Yellow Stack~~

3 March 76
ARQ

Source Instruction (lines in Cycles + Memory Access
(Computed for 200ns cycle and 600ns Access

[23]

	Micro	+ Mem	μsec
Mode 1	2	1	1.0
Mode 2	2	1	1.0
Mode 3	3	2	1.8
Mode 4	3	1	1.2
Mode 5	4	2	2.0
Mode 6	3	2	1.8
Mode 7	4	3	2.6

for Byte Mode Sources - Addressed Byte
is loaded into $\langle 07:00 \rangle$; ~~its sign extension~~
~~loaded into $\langle 15:08 \rangle$ automatically~~ $\langle 07:00 \rangle$

[23 words] Single Operand Microcode (DD)

Assumes Destination Code has been executed with Address in AD and Data coming into DI for Modes 1-7

SCC - Set Condition Codes

- CLR (B) NDA WI/O [L]; $\emptyset \rightarrow DO$; SCC; BR [BEGIN]; Byte Enable (BE); DATO (B)
- COM (B) WI/O [H]; $\overline{DI} \rightarrow DO$; SCC; BE; BR [BEGIN]; DATO (B)
- INC (B) WI/O [H]; $DI + 1 \rightarrow DO$; SCC; BE; BR [BEGIN]; DATO (B)
- DEC (B) WI/O [H]; $DI - 1 \rightarrow DO$; SCC; BE; BR [BEGIN]; DATO (B)
- NEG (B) WI/O [H]; $\overline{DI} + 1 \rightarrow DO$; SCC; BE; BR [BEGIN]; DATO (A)
- TST (B) (special) WI/O [H]; $DI + \emptyset \rightarrow DO$; SCC; BE; BR [BEGIN]; $R7 \rightarrow AD$; $DAT = IR$
- SWAB WI/O [H]; $DI \rightarrow SWAB + 0 \rightarrow DO$; SCC; BR [BEGIN]; DATO
- ADC (B) WI/O [H]; $DI + C \rightarrow DO$; SCC; BE; BR [BEGIN]; DATO (B)
- SBC (B) WI/O [H]; $DI - C \rightarrow DO$; SCC; BE; BR [BEGIN]; DATO (B)
- SXT NDA WI/O [L]; $\#0 \begin{matrix} -1 \text{ (if } N=1) \\ +0 \text{ (if } N=0) \end{matrix} \rightarrow DO$; SCC; BR [BEGIN]; DATO
- XOR WI/O [H]; $DI \vee RX \rightarrow DO$; SCC; BR [BEGIN]; DATO
- Jmp (special) WI/O [H]; $DI \rightarrow R7 + AD$; BR [BEGIN X]; DATO IR

~~JSR (special)~~

~~$R6 - 1 \rightarrow R6$~~

~~$R6 - 1 \rightarrow R6 + EXR6$~~

~~$WI/O [H]; DI \rightarrow T\emptyset; R6 \rightarrow AD$~~

~~$RX \rightarrow DO$~~

~~$R7 \rightarrow RX$~~

~~$T\emptyset \rightarrow R7; BR [BEGIN]$~~

DATO

3 March 1976
ARV

Shift Rotate Group for Modes 1-7

ROR(B) WI/O[H] ; DI → ROR → Tφ ; SC ; BR [OUT] ; BE
ROL(B) WI/O[H] ; DI → ROL → Tφ ; SC ; BR [OUT] ; BE
ASR(B) WI/O[H] ; DI → ASR → Tφ ; SC ; BR [OUT] ; BE
ASL(B) WI/O[H] ; DI → ASL → Tφ ; SC ; BR [OUT] ; BE

[OUT] Tφ → DO ; SCC ; BR [BEGIN] ; DE DATD(B)

Execution times Single Operand (OD)

Modes 1-7
Micro Cycles 200Ns

Memory of 300 ns in DATO
600 ns in DATE

	Micro	DATO'S	DATE'S	<u>µsec</u>
CLR (B)	0	1	0	.3
COM (B)	1	1	0	.5
INC (B)	1	1	0	.5
DEC (B)	1	1	0	.5
NEG (B)	1	1	0	.5
TST (B)	1	0	0	.2
SWAB	1	1	0	.5
ADC (B)	1	1	0	.5
SBC (B)	1	1	0	.5
SXT (B)	1	1	0	.5
XOR	1	1	0	.5
JMP	1	0	0	.2
JSR	2	1 (See Micro Code)	0	.4
ROR (B)	2	1	0	.7
ROL (B)	2	1	0	.7
ASR (B)	2	1	0	.7
ASL (B)	2	1	0	.7

3 Mark 76
ARB

[19 words] Single Operand Microcode Mode 0

Assumes Next PC is in AD (LC = Load Count)

CLR(B)	BE; $0 \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
COM(B)	BE; $\overline{RX} \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
INC(B)	BE; $RX + 1 \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
DEC(B)	BE; $RX - 1 \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
NEG(B)	BE; $\overline{RX} + 1 \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
TST(B)	BE; $RX \rightarrow RX$; SCC; BR[BEGIN] + 1
SWAB	$RX \rightarrow DO$; $DI \rightarrow SWAB + 0 \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
ADC(B)	BE; $RX + C \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
SBC(B)	BE; $RX - C \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
SXT	$0 - 1 (N=0) \rightarrow RX$; $0 + 0 (N=1) \rightarrow RX$; SCC; BR[BEGIN] <i>lookahead</i>
XOR	$RS \oplus RD \rightarrow RD$; SCC; BR[BEGIN] <i>lookahead</i>
JMP	ILLEGAL INSTRUCTION —
JSR	ILLEGAL INSTRUCTION —
ROR(B)	$RX \rightarrow ROR \rightarrow RX$; LC; BR[OUT] <i>lookahead</i>
ROL(B)	$RX \rightarrow ROL \rightarrow RX$; LC; BR[OUT]
ASR(B)	$RX \rightarrow ASR \rightarrow RX$; LC; BR[OUT]
ASL(B)	$RX \rightarrow ASL \rightarrow RX$; LC; BR[OUT]

$lookahead = Dmode \oplus [H] \wedge \overline{R7[LH]}$

$T_{lines} = .2 \mu sec$ (microcycle)

DATIIR includes interrupt enable

3 March 76
ARD

[BEGIN]
[BEGINX]

W I/O [L] R7 → AD ; DATA IR
W I/O [H] Conditional Branch or Interrupt
or BUS Error

R7+1 → R7
R7+1 → R7

R7+2 → R7+AD ; DECODE IR ; BR [IRCODE]

~~Interrupt Pending — DATA IR Aborted~~

Execution time [BEGIN] 1.0 μsec
[BEGINX] 0.8 μsec

@ .2 μsec Micro code .6 μsec DATA IR

Lookahead

[Begin]

W I/O [L] ; R7 → AD ; INT CHH IO ; BR
I DATA IR BR

[BeginX] or [Begin] V1

W I/O [L] ; R7+2 → R7+AD ; INT CHH I/O

W I/O [H] BR [IRCODE] ; Conditional Lookahead DATA IR

ISS on 77

IR (R7:W) SXT #2 → TP

(1 June 1976)
ARD

3 March 76
ARD

Lookahead for Double Ops


SS 1-7 ; DD 1-7	No lookahead	
SS 0 ; DD 1-7	No lookahead	
SS 0 ; DD 0	Main lookahead	$Dmode \oplus [H] \wedge \overline{R7[H]}$
SS 1-7 ; DD 0	Secondary lookahead	$Dmode \oplus [H] \wedge \overline{R7[H]} \wedge \overline{EX3}$

program during end of same phase

Define a separate Destination Microcode for Double Ops

Conditional Branch lookahead = $Dmode \oplus [H] \wedge \overline{R7[H]}$

Lookahead Logic Added to Control



[9 words] Double Operand MicroCode Mode ϕ / ϕ
SS DD
 Assumes Next instruction Address in AD
 Source Register RS, Destination Register RD

MOV B $RS + 0 \rightarrow DO$; $DI + SXT \rightarrow RD$; SCC ; BR [BEGIN] / Lookahead

MOV $RS + Q \rightarrow RD$; SCC ; BR [BEGIN] / Lookahead

CMP (B) BE ; $RS - RD$; SCC ; BR [BEGIN] + 1

BIT (B) BE ; $RS \wedge RD$; SCC ; BR [BEGIN] + 1

BIC (B) BE ; $\overline{RS \wedge RD} \rightarrow RD$; SCC; BR [BEGIN] / Lookahead

BIS (B) BE ; $RS \vee RD \rightarrow RD$; SCC; BR [BEGIN] / Lookahead

ADD $RS + RD \rightarrow RD$; SCC ; BR [BEGIN] / Lookahead

SUB $RD - RS \rightarrow RD$; SCC ; BR [BEGIN] / Lookahead

Changes 1 June 1976 - lookahead = Dmode $\phi / \wedge R7 [L]$

time = .2 μ sec (Microcycle)

4 March 76
 APB

[9 words]

Double Operand Microcode Modes

1-7 / ϕ

SS DD

Assumes Next instruction Address is in AD
And Source is in T ϕ

MOV B	DI+SXT \rightarrow RD; SCC; BR [BEGIN] Vlookahead; ^{Secondary look ahead} DATAIR
MOV	T ϕ + ϕ \rightarrow RD; SCC; BR [BEGIN] Vlookahead;
CMP(B)	BE; T ϕ -RD; SCC; BR [BEGIN]+1; DATAIR
BIT (B)	BE; T ϕ AND RD; SCC; BR [BEGIN]+1; DATAIR
BIC (B)	BE; $\overline{T\phi}$ AND RD \rightarrow RD; SCC; BR [BEGIN] Vlookahead;
BIS (B)	BE; T ϕ V RD \rightarrow RD; SCC; BR [BEGIN] Vlookahead;
ADD	T ϕ +RD \rightarrow RD; SCC; BR [BEGIN] Vlookahead;
SUB	RD-T ϕ \rightarrow RD; SCC; BR [BEGIN] Vlookahead;

PC mode ϕ addressing requires BR BEGIN
and Conditional (Look ahead) DATAIR

$$t_{enr} = .2 \mu\text{sec} \text{ (Microcycle)}$$

requires special look ahead logic mode SS

[8 words] Double Operand Microcode Modes 0/1-7
 SS DI
 Assumes Destination Mode executed with
 Destination address in AD and Data coming to DI

- MOV B WI/O [L]; RS → DO; SBCC; BR [BEGIN]; DATO B
 NOR
- MOV WI/O [L]; RS → DO; SCC; BR [BEGIN]; DATO
 NOR
- CMP (B) WI/O [H]; BE; RS-DI; SCC; ~~RT → AD; BR [BEGIN]; DATO IR?~~
 special DD
- BIT (B) WI/O [H]; BE; DI ^ RS; SCC; ~~RT → AD; BR [BEGIN]; DATO IR?~~
 special DD
- BIC (B) WI/O [H]; BE; RS ^ DI → DO; SCC; BR [BEGIN]; DATO (B)
- BIS (B) WI/O [H]; BE; RS v DI → DO; SCC; BR [BEGIN]; DATO (B)
- ADD WI/O [H]; RS + DI → DO; SCC; BR [BEGIN]; DATO
- SUB WI/O [H]; DI - RS → DO; SCC; BR [BEGIN]; DATO

except MOV(B) { (lines : 2 year (microcycle) NO DATO(B)
 . 5 year with DATO(B)
 MOV(B) . 3 year

4 March 1976
 ARD

[8 words]

Double Operand Microcode Modes 1-7/1-7

Assumes Source executed with Source in T0

Assumes Destination executed with Destination Address in AD and Data Coming to DI

[3w]

MOV B W I/O [L]; T0 → DO; SCC; BR [BEGIN]; DATO B

MOV W I/O [L]; T0 → DO; SCC; BR [BEGIN]; DATO

CMP (B) W I/O [H]; DE; T0 - DE; SCC; ~~R7 → AD; BR [BEGIN]; DATO IR~~
Special DD

[5w]

BIT (B) W I/O [H]; BE; T0 & DI; SCC; ~~R7 → AD; BR [BEGIN]; DATO IR~~
Special DD

DIC (B) W I/O [H]; BE; T0 & DI → DO; SCC; BR [BEGIN]; DATO (B)

BIS (B) W I/O [H]; DE; T0 V DI → DO; SCC; BR [BEGIN]; DATO (B)

ADD W I/O [H]; T0 + DI → DO; SCC; BR [BEGIN]; DATO

[3w]

SUB W I/O [H]; DI - T0 → DO; SCC; BR [BEGIN]; DATO

except
MOV (B)

times

. 2 ysec

No DATO (B)

. 5 ysec

with DATO (B)

MOV (B)

. 3 ysec

OTHER INSTRUCTIONS

[3 words]

2.1

RTS $R6 \rightarrow AD; R6 + \#2 \rightarrow R6; DATI$
w/o L $RD \rightarrow R7 + AD$ Delayed DATI IR

$WI/O [H]; DI \rightarrow RD; (R7 \rightarrow AD); BR [BEGIN]; (DATI IR)$

time 2 micro + 1 Memory = 1.0 usec

[5 words]

MARK $IR(\#5:00) \rightarrow *2 \rightarrow T0$
 $T0 + R6 \rightarrow R6 + AD$; DATI
 $R6 + \#2 \rightarrow R6$
w/o L $RS \rightarrow R7 + AD$; Delayed DATI IR

$\frac{1.75}{7} = \frac{2.45}{2.45}$

$WI/O [H]; DI \rightarrow RS; (R7 \rightarrow AD); BR [BEGIN]; (DATI IR)$

time 3 Micro + 1 Memory = 1.2 usec

[3 words]

SOB $RS - 1 \rightarrow RS; SZ'$
 $IR(\#5:00) *2 \rightarrow T0$; if $Z' = 1$ BR [BEGIN]
 $R7 - T0 \rightarrow R7 \rightarrow AD$; BR [BEGIN]; DATI IR

time No Branch .4 usec
 w. Branch .6 usec

5 March 1976
 APD

All Branches

[2 words]

include Arithmetic operation
of its statement in its (Icode)
sequence

B — IR <07:00> + SXT * 2 → TD ; if Condition not satisfied BR [BEGIN]
R7 + TD → R7 + AD ; BR [BEGINX] ; DATA IR

time No Branch .2
 with Branch .4

[2 words]

CLX CCC ; BR [BEGINX] ; DATA IR

SK X SCC ; BR [BEGINX] ; DATA IR

time .24 sec all modes

[2 words]

WAIT Repeat Microcycle until [INT] ; Delayed DATA IR (inhibited)
BR [ICODE]

not used

SPL Load Priority from IR <03:00> ; BR [BEGINX]
dependent on Kernel/User (in user PS not loaded)

Preliminary Console Routine

[2 words]

Kernel/ ^{usr} RESET

on USER BR [BEGIN]

[INIT] ; BR [BEGINX] ; DATI IR

[35 words]

User → HALT

TRAPV → T0 + AD ; BR [ENTER] ; DATI (H)

Kernel → [HALT]

(Console Halt)

SWC → T0 ; RD → DO

0 → T2

0 → T3

SWC T0 → T1

SWC → T0 ; BR on Z' = 1 [GO]

Rotate Right T1

RR T1 ; on Z' = 0 BR [DEP]

RR T1 ; on Z' = 0 BR [STRT]

RR T1 ; on Z' = 0 BR [LAD]

RR T1 ; on Z' = 0 BR [EX]

BR [BEGINX + 1] ; DATI IR

[GO]

[LAD]

SW1 → AD + T6

SW2 → ADX + T7 BR [HALT + 1]

~~AD0 → AD~~

~~ADI → ADX ; BR [HALT + 1]~~

[STRT]

T7 → PC ; BR [BEGIN] ; INIT

[EX]

T2 → T2

1 → T2 ; on Z' = 0 BR [D2]

[DEP]

T6 + 1 + Reg[0] → T6

~~ADD #0 (Reg mode) → AD0~~

T6 + carry → T7

[D2]

T6 → AD

T7 → ADX

T2 → T2

SW0 → DO ; on Z' = 0 BR [DP]

0 → T3 ; in Reg Mode BR [OUT1]

BR [GO] ; DATI

[OUT1]

RD → DO ; BR [GO]

[DEP]

T3 → T3

1 → T3 ; on Z' = 0 BR [D2]

[OUT2]

BR [D1] ; BR [GO]

[DP]

0 → T2 ; in Reg Mode BR [OUT2]

BR [GO] ; DATI

[OUT2]

BR [GO] ; DO → RD

Shank 1972

APP

TRAP & INTERRUPT ROUTINE

[9 words common] + [1 word for each vector]

↓ separate for each type of interrupt (or each trap address)

[TRAP] or [INT] W I/O [H]; DI → PC; T0 → AD; DATI (H)
 [ENTER] T0 + #2 → T0
 [TRAP] PC → T2 (or PC - #2 → T2)

new PC

W I/O [H]; DI → PC; T0 → AD; DATI (H)
 PS - T7 → 0

old PS →

W I/O [L]; R6 - #2 → R6 + AD + EXR6 ; DAT0 (in new stack)

new PS

T1 → D0; DI → T0 ; DAT0 (in new stack)
 T0 → PS; ; DAT0 (in new stack)

old PC → stack

W I/O [L]; R6 - #2 → R6 + AD + EXR6
 T2 → D0; BR [BEGIN]; DAT0

trap & interrupt vectors are always loaded from kernel space

old PS & PC linkage is 'pushed' into stack specified by new PS

lines [Trap] or [INT] 2.8, 2.9

0.2 + 0.6 + 0.2 + 0.6 + 0.2 + 0.3

Must be modified to include stack check!

Add the Capability of 16 Bit Data Word in
the Microcode for Masking & loading interrupt vectors
- use the same bits as the shift/rotate

Changes are as follows (for shorter time / less microcode)

Destination Modes

Mode 3 $RX \rightarrow AD; RX + \#2 \rightarrow RX; DATI; DATI$
[OUTI] $W1/O[H]; DI \rightarrow AD; BR [INCOUT]; FETCH (56)$

Mode 5 $RX - \#2 \rightarrow RX + AD; BR [OUTI]; DATI$

Mode 6 $R7 \rightarrow AD; R7 + \#2 \rightarrow R7; DATI$
 $W1/O[H]; DI + RX \rightarrow AD; BR [END]; FETCH (56)$

mode 7 $R7 \rightarrow AD; R7 + \#2 \rightarrow R7; DATI$
 $W1/O[H]; DI + RX \rightarrow AD; BR [OUTI]; DATI$

Saves 4 words ; Mode 5 time less .2 μ sec

Source Modes

Mode 3 $RX \rightarrow AD; RX + \#2 \rightarrow RX; DATI$
[OUTI] $W1/O[H]; DI \rightarrow AD; BR [END]; FETCH$

mode 5 $RX - \#2 \rightarrow RX + AD; BR [OUTI]; DATI$

mode 6 $R7 \rightarrow AD; R7 + \#2 \rightarrow R7; DATI$
 $W1/O[H]; DI + RX \rightarrow AD; BR [END]; FETCH$

mode 7 $R7 \rightarrow AD; R7 + \#2 \rightarrow R7; DATI$
 $W1/O[H]; DI + RX \rightarrow AD; BR [OUTI]; DATI$

Saves 4 words ; mode 5 time less .2 μ sec

5 March 1976
APD

[4 words]

Other Instruction Microcode Changes

JSR
(Special)

W I/O/L

W I/O [L]; R6 - *2 → R6 + EXR6 + AD

DI → T0; RX → D0

R7 → RX + AD; Delayed DATA IR

T0 → R7; BR [BEGIN]X

; DATO

Saves 2 words

less .4 μ sec

Modifies to include Stack check

TRAPS or Instruction TRAPS

[RESERVED]	# 0 → T0 + AD; BR [STOP]; DATI(H)
[ILL] or [Timeout]	# 4 → T0 + AD; BR [ENTER]; DATI(H)
[RESERVED INST]	# 10 → T0 + AD; BR [ENTER]; DATI(H)
BPT	# 14 → T0 + AD; BR [ENTER]; DATI(H)
IDT	# 20 → T0 + AD; BR [ENTER]; DATI(H)
[Power FAIL]	# 24 → T0 + AD; BR [ENTER]; DATI(H)
EMT	# 30 → T0 + AD; BR [ENTER]; DATI(H)
TRAP	# 34 → T0 + AD; BR [ENTER]; DATI(H)
[MEMORY MGMT]	# 250 → T0 + AD; BR [ENTER]; DATI(H)
[INTERROPTS]	WI/O[H] D0 → T0 + AD; BR [ENTER]; DATI(H)
[BUS ERROR IN TRAP]	BR [HALT (KERNEL)]
[RESERVED] Fatal	# 4 → R6; BR [TIMEOUT]

6 March 1978
ACD

8 words INTERRUPT RETURNS

[RTI] R6 → AD; R6 + #2 → R6; DATI
 WI/O[+]; R6 → AD; R6 + #2 → R6 DATI
 DI → R7; DATI
 WI/O[+]; DI → (R6); R7 → AD; BR [AE6Dwx]; DATI IR
 PSR

[RTT] R6 → AD; R6 + #2 → R6; DATI
 WI/O[-]; R6 → AD; R6 + #2 → R6; DATI
 DI → R7; DATI
 WI/O[+]; DI → (R6); R7 → AD; BR [AE6Dwx]; INHDTT; DATI IR
 PSR

Current Total Words Allocated

Same Mode	14
Destination	13
Simple OPs	17 + 16
Double OPs	18 + 16
Begin	3
Others	19
HALT/Console	35
TRAPS + Vectors	9 + 11
JSR	4
RTI/RTT	8
	<hr/>
	140 + 43 = 183 words

$RG + \overset{+RG}{42} \rightarrow AD; DATE$


10/10

$D \rightarrow /PSR$

$RG - 42 - AD; DATE; JSR m T =$

Stack limit option (General)

16




Micro Code Checks stack after Modes 1, 2, 4, & 6
JSR's, and TRAPS

R6 - STACKLIMIT → T1
T1 - #340 → T1 + Red Stack Check
T1 - #40 → Yellow Stack Check

Red and Yellow stack checks are 1 bit registers which indicate overflows only after one occurs and cannot recur unless stack overflow is first removed.

10 March 1976
ARD

Preliminary Stack Yellow & Red Check Registers



if Red overflow occurs Yellow overflow is cleared

Red overflow if stack $\leq (SL)_8 + (337)_8$

Yellow overflow if stack $\leq (SL)_8 + (377)_8$

bit <0> of Red stack indicates ODD stack!

if stack error cleared by other Trap handlers
Stack overflows are cleared!

immed
at an
next me

Traps

Trap

Preliminary Design of

Force Branch Traps

+

Program Interrupts

+

INSTRUCTION SEQUENCE LOGIC


Trap Priorities & Conditions (highest to lowest priority) 16 levels


immediate at end of next microcycle	Dead	- Timeout or MMGT during any Trap sequence	Halt
	Fatal Error	- odd stack, odd address on DATIR, No Stack	#4
	Red Stack-PS	- $RG \leq (SL)_8 + 337_8$	#4
	Timeout	- Bus error	#4
	MMGT	- memory management error	#250
Traps	CLH	- Console Halt	Halt
	INST/H	- TRAPS/HALT instructions	IRCODE
	T Trap	- T bit set (delayed one instruction by RTT)	#4
	YS - Yellow Stack	- $RG \leq (SL)_8 + 377_8$	#4
	PF - Power Fail	- Power Fail	#24
	INTR	- INTERRUPTS	Vector Loaded
	CLOCK	- Internal line clock @BRG (lowest)	#100
	SOURCE	- Source IRCODE	
	Destination	- Destination IRCODE	
	EXECUTE	- EXECUTE IRCODE	
Trap →	Reserved Inst	Non decoded instructions	#10

13 March 1976

ARB

Highest Priority Logic






(Delete 14 March 1976)
 (Delete 14 March 1976)

13 March 1976
 ARD

Priority Encoder (24)8



- 0
- 1
- 2
- 3
- 4
- 5
- 6
- 7

- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17


- RES INST
- EXECUTE
- DEST
- SOURCE
- CLOCK
- INTR
- OE
- YS

- TTRAP
- INST/H
- CLH
- MMGT
- TRGT
- RS
- FE
- DEAD

Priority Clear Lines




Selected IR CODE




13 March 1976
 ARD

Priority Registers



(27 IC's)
Priority



13 March 1976
ARD

May wish to modify DEAD, FE, and RS

So that conditions cause branching on

microcycle after error cycle (rather than delays

1 microcycle - if this is done Microcode must

be modified to eliminate branching to self servicing

ie FE rather than RS should not
check RB for overflows

Modified Stack Check Logic

Stack limit Register is wired with lower 8 bits as $(340)_8$ upper 8 bits Register (SL)

Microcode sequence to check stack for

- 1) Yellow level ie $(SL)_8 + 340_8 \leq R6 \leq (SL)_8 + 377_8$
- 2) Red level $R6 < (SL)_8 + 340_8$
- 3) odd stack ie $\langle \phi \rangle = 1$

is $R6 - SLR \rightarrow SOR$


SLR is contents of Stack Limit Register $\langle 15:\phi \rangle$
 R6 is internal stack
 SOR is Stack Overflow Register

actual load conditions are

- odd stack if bit $\langle \phi \rangle = 1$
- Red level if bit $\langle 15 \rangle = 1$
- Yellow level if bits $\langle 15:\phi \rangle = \phi$

13 March 1976
 APB

Stack check Hardware



CPU External Data Register / IO Data Register D and Data BUS interface logic

The CPU D register is designed as
a two port input/output register -

The CPU has fast write time independent
of the I/O system load sequence


The CPU has but one output port and
therefore the ^{two port} Data Register is required if
CPU operations using its output port must be
used coincident with external Bus activity

Additionally byte operations for Byte DATA's
and DATO(S) are provided

14 Mar 76

ARO

2 Bits A 16 For I/O BUS INPUT/OUTPUT




Byte Control

Input word <15:00>
 Input L BYTE <15:08>
 Input H BYTE <15:08><15:08>
 Output word <15:00>
 Output L BYTE <15:00>
 Output H BYTE <7:00><7:00>

74S157

BUS LOAD D [H]

(1/2)



14 Mart 76
 ABD

Preliminary CPU clock

24


Symmetrical clock

Maybe controlled to wait in the '1' state until I/O complete or to wait in the low '0' state until I/O is complete. At completion of I/O, the $\overline{WI/O} [L]$ immediately causes the clock to go high, at the completion of I/O a $\overline{WI/O} [H]$ restarts the clock with a full high time before clocking to a low state.

14 March 76
ARD

CPU clock

Schottky 74S04 and 74S08



States		
I/O Busy	Hold High	
0	0	clock free run
1	0	Hold high if I/O Busy else free run
0	1	Hold low if I/O Busy else free run
1	1	free run as I/O not Busy else ?

Step Counter Logic

(Extended Arithmetic)

The step counter is a presetable up/down counter which is loaded directly from the microprocessor Data output bus and readable through the CPU Input Selector.

The register is an 8 bit counter loaded through bits $\langle 07:00 \rangle$, the up/down control is loaded through bit $\langle 08 \rangle$.

bit $\langle 08 \rangle = 1$ causes the counter to count up

bit $\langle 08 \rangle = 0$ causes the counter to count down

bit $\langle 08 \rangle$ is not readable


Therefore the counter is ideally suited for counting to zero when loaded with a 9 bit 2's complement number.

negative numbers cause counting up to zero, positive numbers count down zero.

A zero detect signal is generated for the Branch Control logic.

14 March 76

ARS



CPU IS Logic

is composed of 16 16 line to 1 line
multiplexers to provide 16 source
operands for the microprocessor inputs lines

The selectors are 74150 24pin IC's

The signal selections are listed on the
following page.

4 Bits of the Micro-code select the input Data

14 March 1976

ARD

Preliminary Selection code

DCBA

0000	D register	<15:00>	word
0001	D register	<07:00> <15:08>	SWAB
0010	D register	<00:15>	Reverse
0011	D register	[07] <07:00>	SXT Byte
0100	D register	-[05] <05:00>	SXT 6bits
0101	I register	[05] <15:00>	word
0110	I register	[07] <07:00>	SXT Byte
0111	I register	-0- <05:00>	Low 6bits
1000	Scratch Registers	- - <15:00>	Low 6bits
1001	Priority Vector	-0- <7:00>	SXT 6bits
1010	Processor Status	<15:00>	
1011	Stack Limit Register + (340) ₈	<15:00>	
1100	STAP Counter	-0- <07:00>	
1101	Microcode Constant	<15:00>	
1110	Console Switch 1	<15:00>	ADD <15:00>
1111	Console Switch 2	<15:00>	Ctrl <15:00> Ad <05:00>

* Not necessary for emulation - might replace with

~~SLR_f + (342)₈~~
~~SLR_g + (344)₈~~

- ✓ VECTOR PROM (MUST)
- ✓ add <15:00> → <00:15>
- ✓ Scratch registers

CPU Micro Controller Logic

The Micro Controller sequences the CPU through the micro program by controlling the branching sequence in the CPU operation

Programmable operations are

Microcode

C B A


0	0	0	UNconditional Branch to ICODE ADDRESS
0	0	1	Next sequential Microcode
0	1	0	Conditional Branch / or Next sequential Microcode
0	1	1	Branch to Return address stored in MCU stack register (if no previous JSR or Return was cleared Branches to Next Sequential Microcode)
1	0	0	same as 0 0 0
1	0	1	JSR - jump to address specified, store Current Microcode Address + 1 in MCU stack as return linkage
1	1	0	Same as 0 1 0 and clears JSR return stack
1	1	1	same as 0 1 1


a force branch input has priority over all

modes and forces an unconditional Branch to Icode,


a JSR will be aborted / ^{programmed} a stack clear will occur

15 Mar 76
ARS





ICODE	0	1
WEXT	0	1
BR Micro	1	0
Return	1	1



stack reg clock
clocks until JSR executed
then latches low

clears stack on
X 11

15 Mark 76
APB


Conditional Branch Conditions

on $E = \rho$ (inverse is $E = \bar{1}$)

D	C	B	A	Condition	Description
0	0	0	0	[H]	Unconditional Branch to Microcode Addr.
0	0	0	1	[INTP]	in Wait instruction if Trap pending (PF, INTERRUPT, CALLHalt) ✓
0	0	1	0		Bit <06> of IR (ODDRS) ✓
0	0	1	1	[CNTR]	Step Counter Zero Detect ✓
0	1	0	0	N'	
0	1	0	1	Z'	037776 VPSW if Zero Current User Mode
0	1	1	0	V'	
0	1	1	1	C'	147776 VPSW if Zero Previous User Mode
1	0	0	0	N	
1	0	0	1	Z	
1	0	1	0	V	
1	0	1	1	C	
1	1	0	0		Lookahead DATIN IN PROGRESS [H] ✓
1	1	0	1		Count USERMODE [H] (when MMGT enabled)
1	1	1	0		Previous Mode User [H] \wedge Management Enabled [H]
1	1	1	1		Register Mode [L] ie Address is 7777 [11x][xxx] ✓

ICODE

MCU Stack Register
 Next Address Register
 Address Selector
 Address Incrementer



15 march 76
 APB

Processor Status Register Logic

Describing PS & operations

kernel

<u>PS Bits</u>	User RTI/RTT	USER/KERNEL Traps & Interrupts
<03:04> Condition codes	from stack	from Vector
<04> Trap	from stack	from Vector
<07:05> Priority	Cannot be changed	from Vector <15:14>
<13:12> Previous Mode	Cannot be changed	copied from <15:14>
<15:14> Current Mode	Cannot be changed	loaded from Vector

<u>PS Bits</u>	Kernel RTI/RTT	Explicit PS Address
<03:04>	from stack	*
<04>	from stack	cannot be changed
<07:05>	from stack	*
<13:12>	copied from <15:14>	*
<15:14>	from stack	*

* in Kernel may be accessed


in User may be changed if address is mapped to the User

16 March 76


ADD

NZVC Logic

T
Priority's




MMGT Bit Logic



16 March 76
ARJ

Internal Bus interface to PS



N, V, Z, C Bit Selector Codes

	<u>D</u>	<u>C</u>	<u>D</u>	<u>A</u>	<u>N</u>	<u>Z</u>	<u>V</u>	<u>C</u>
	0	0	0	0	N	N	N	LSBQ
	0	0	0	1	Z	Z	Z	MSBQ
	0	0	1	0	V	V	V	CV
	0	0	1	1	C	C	C	C
Set	0	1	0	0	$\overline{N} \wedge (\overline{C} \wedge 3) \wedge IR$	$Z \wedge (\overline{C} \wedge 2) \wedge IR$	$V \wedge (\overline{C} \wedge 1) \wedge IR$	$C \wedge (\overline{C} \wedge 0) \wedge IR$
Clear	0	1	0	1	$N \wedge (\overline{C} \wedge 3) \wedge IR$	$Z \wedge (\overline{C} \wedge 2) \wedge IR$	$V \wedge (\overline{C} \wedge 1) \wedge IR$	$C \wedge (\overline{C} \wedge 0) \wedge IR$
	0	1	1	0	$CP_{U0}(\overline{C} \wedge 3)$	$CP_{U0}(\overline{C} \wedge 2)$	$CP_{U0}(\overline{C} \wedge 1)$	$CP_{U0}(\overline{C} \wedge 0)$
	0	1	1	1	$N \vee CP_{UN}$	$N \vee CP_{UN}$	$N \vee CP_{UN}$	$\overline{C} \vee CP_{UZ}$
	1	0	0	0	CP_{UN}	CP_{UN}	CP_{UN}	CP_{UN}
	1	0	0	1	CP_{UZ}	CP_{UZ}	CP_{UZ}	CP_{UZ}
	1	0	1	0	CP_{UV}	CP_{UV}	CP_{UV}	CP_{UV}
	1	0	1	1	CP_{UC}	CP_{UC}	CP_{UC}	CP_{UC}
	1	1	0	0	$CP_{UN} \vee CP_{UC}$	$Z \wedge CP_{UZ}$	$CP_{UN} \vee CP_{UC}$	LSBR (0)
	1	1	0	1	$CP_{UN} \vee CP_{UV}$	$CP_{UN} \vee CP_{UV}$	$CP_{UN} \vee CP_{UV}$	MSBR (1-15)
	1	1	1	0	0	0	0	MSBQ (0)
	1	1	1	1	1	1	1	MSBQ (1-15)

Set
Clear


Byte/word of
data
16 bits
15 to 0

Byte/word

15 June 76
ARD

16 March 76
ARD

Byte/word Logic for CPU N, Z, V, C



Shift/Rotate Control Logic

8 Bits of Microcode Used for Control

2 Bits of Microcode Used for Byte Force/Enable

Shift data Codes (all from shift outputs of MCP)

B	A	<u>RR<0></u>	<u>RQ<0></u>
0	0	'0'	'0'
0	1	C (PSW)	C (PSW)
1	0	R<15>/R<7> w/B	R<15>/R<7>
1	1	RQ<15>	R<15> ∇ OVR (Division)

B	A	[WORD]	[BYTE]
		R<15>/R<7>	R<15>/R<7>
0	0	R<15> ∇ OVR (multiplication)	R<7> ∇ OVR (multiplication)
0	1	C (PSW)	C (PSW)
1	0	'1'	'1'
1	1	R<15>	R<7>


B	A	RQ<15>	[WORD/BYTE]
0	0	'0'	WORD operations
0	1	C (PSW)	Byte operations
1	0	'1'	if Byte OP \rightarrow Byte; else Word
1	1	R<0>	Byte operation

17 March 1976

ABD

C R(15)/R(7)

Right use (4241517)




L/R is '0' for left '1' for right

CPU2

Alternate Word/Byte Logic for CPU, Z, V, C


CPU force on CPU OPS

74S157




18 March 76
APD

Byte Enable logic for MPU



Carry In Logic for the MPU

35




States


D	C	A	A	→ C _{IN}
0	0	0	0	'0'
0	0	0	1	C (Carry bit from PSW)
0	0	1	0	V (Carry from PSW)
0	0	1	1	N (Key bit from PSR)
0	1	0	0	Z (Zero bit from PSR) - (RD)
0	1	0	1	
0	1	1	0	BR67S ; for Mode - (RS)
0	1	1	1	BR67D ; for Mode - (RD)
1	0	0	0	'1'
1	0	0	1	\bar{C} (inverted carry from PSW)
1	0	1	0	\bar{V} (inverted carry from PSW)
1	0	1	1	N (Key bit from PSR)
1	1	0	0	\bar{Z} (Zero bit from PSR)
1	1	0	1	
1	1	1	0	BR67S ; for Mode (RS) +
1	1	1	1	BR67D ; for Mode (RD) +

20 March 76
ARD

Generation of BR67 D/S




A Port Address Selector







A Port Coding

B	A	
0	0	Source Register I <8:6> from instruction Code
0	1	Destination Register I <2:0> from instruction code
1	0	from CPU Input Data lines <3:0>
1	1	from Microcode <3:0>

Changes needed to effect MMGT user stack selection



B Port Address Selector



Microcode Address Select B
 A
 B

B Port Register Address

(74153 22 mg 76) AM


20 March 1976
 ASD

B Port Coding

B A

- 0 0 Source Operand (8:6) from instruction Register
- 0 1 Destination Operand (2:0) from instruction register
- 1 0 Source Operand (8:0) & 001 from instruction register
- 1 1 Microcode operand (3:0)

Redesigned MMGT user stack (for use with 4 bit by select)



Destination Address left in AD (except Mode 0)
used by extended arithmetic

Destination Data left in DI

Stack Overflow register loaded by mode 1, 2, 4 & 6
(SOR)

Fetch = DATIP/DATI (special); RXD is Destination Icode
 NAD - no access of Data (DATI/P aborted)
 NDA

Mode 0	RXD → DO ; BR [ICODE]
Mode 1	WI/O [L] RXD → AD; BR [END]; FETCH
mode 2	WI/O [L] RXD → AD; $RX + \#1 + \overline{BR67D} \rightarrow RXD$; BR [END]; FETCH
mode 3	WI/O [L] RXD → AD; $\#2 + RXD \rightarrow RXD$; DATI [OUTI] WI/O [H] DI → AD; BR [ICODE]; FETCH
mode 4	WI/O [L] $RXD - \#1 - \overline{BR67D} \rightarrow RXD + AD$; BR [END]; FETCH
mode 5	WI/O [L] $RXD - \#2 \rightarrow RXD + AD$; BR [OUTI]; DATI
mode 6	WI/O [L] R7 → AD; $R7 + \#2 \rightarrow R7$; DATI WI/O [H] DI + RXD → AD; BR [END] FETCH
mode 7	WI/O [L] R7 → AD; $R7 + \#2 \rightarrow R7$; DATI WI/O [H] DI + RXD → AD; BR [OUTI]; DATI

[END] R6 - STL → SOR; BR [ICODE]

for Source Addressing code
 RXD → RS1
 ICODE → END1
 BR67D → BR67S

[ENDI] WI/O [H] R7 → AD; DI → T6; BR [ICODE]

20 March 1976

ABD

The microcontroller sequences the CPU through the Stored Microprogram by controlling Jmps, Conditional Branches, JSR's, and Returns.

Controller Operations are

C	D	A	DB	DA	
0	0	0	0	0	JUMP Icode JMP
0	0	1	1	1	Next Sequential Microcode Instruction
0	1	0	[Cond]	1	Cond Jump to SubRoutine JSR
0	1	1	1	1	Cond Return from Subroutine
1	0	0	0	1	BRANCH + Condition (Bit only)
1	0	1	[Cond]	1	Conditional Branch
1	1	0	[Cond]	[Cond]	Repeat Microcode instruction until Branch Condition Satisfied - then Branch
1	1	1	[Cond]	1	Conditional Branch and clear Return Stack


for Conditions for Branching see previous list.



(Modification 2 May 76)
ARB

21 March 1976

ARB


Force JMP Icode [H]





21 March 76
 AMB


12 Bits of Microcode Addressing



10
+15
3/10/20

IR(1)
IR(2)
IR(4)
IR(5)
IR(3)
IR(4)
IR(5)
IR(17)
IR(10)
IR(11)

Double Operand Instruction Register Decoder



21 March 1976
ASD

Decoded Signals for Double Operand

<u>S(0) / D(0)</u>	<u>Dest Mode</u>	<u>Source Mode</u>	<u>Byte</u>	<u>SPL</u> <small>Applicable only for D(1-7)</small>	<u>NDA</u> <small>E S(0)</small>
MOV B	1	1	0	1	0
MOV	1	1	1	1	0
CMP (B)	1	1	<u>IR<15></u>	0	1
BIT (B)	1	1	<u>IR<15></u>	0	1
BIC (B)	1	1	<u>IR<15></u>	1	1
BIS (B)	1	1	<u>IR<15></u>	1	1
ADD	1	1	1	1	1
SUB	1	1	1	1	1

S(1-7) / D(0)

MOV B	1	0	0	1	1
MOV	1	0	1	1	1
CMP (B)	1	0	<u>IR<15></u>	0	1
BIT (B)	1	0	<u>IR<15></u>	0	1
DIC (B)	1	0	<u>IR<15></u>	1	1
BIS (B)	1	0	<u>IR<15></u>	1	1
ADD	1	0	1	1	1
SWB	1	0	1	1	1

S(0) / D(1-7)

MOVB	0	1	0	1	0
MOV	0	1	1	1	0
CMP (B)	0	1	<u>IR<15></u>	0	1
BIT (B)	0	1	<u>IR<15></u>	0	1
BIC (B)	0	1	<u>IR<15></u>	1	1
BIS (B)	0	1	<u>IR<15></u>	1	1
ADD	0	1	1	1	1
SUB	0	1	1	1	1



S(1-7) / D(1-7)

MOVB	0	0	0	1	1
MOV	0	0	1	1	1
CMP (B)	0	0	<u>IR<15></u>	0	1
BIT (B)	0	0	<u>IR<15></u>	0	1
BIC (B)	0	0	<u>IR<15></u>	1	1
BIS (B)	0	0	<u>IR<15></u>	1	1
ADD	0	0	1	1	1
SUB	0	0	1	1	1

each configuration above goes to a different microcode statement


Source / Destination Decoders

Each Source/Destination Mode points to a different Microcode Address




21 March 1976
ABD

Modification to the Priority Clear/Select Logic 43




23 March 1976
ARD

Clear Current Priority Logic



- * Trap cleared at end cycle of Microcode _{or} Direct Clear TRAP
- * for a Trap occurrence the Trap is not cleared (or for BR ICODE with a trap pending)
- * for a BR ICODE (Non trap) the current priority is cleared at end of current microcycle

Single Operand Decoder



23 March 1976
ARB

Single Operand Coding

Mode D(0)	Destination	Byte op	Special	NDA	
CLR(B)	1	IR<15>	1	1	
Com(B)	1	↓	1	1	
INC(B)	1		1	1	
DEC(B)	1		1	1	
NEG(B)	1		1	1	
ADC(B)	1		1	1	
SBC(B)	1		1	1	
TST(B)	1		1	1	
ROR(B)	1		1	1	
ROL(B)	1		1	1	
ASR(B)	1		1	1	
ASL(B)	1		IR<15>	1	1
MARK	1		1	1	1
MFPI	1		1	1	1
MTPi	1	1	1	1	
SXT	1	1	1	1	

Mode D(1-7)

CLR(A)	0	IR<15>	1	0	
Com(B)	0	↓	1	1	
INC(B)	0		1	1	
DEC(B)	0		1	1	
NEG(B)	0		1	1	
ADC(B)	0		1	1	
SBC(B)	0		1	1	
TST(B)	0		0	1	
ROR(B)	0		1	1	
ROL(B)	0		1	1	
ASR(B)	0		1	1	
ASL(B)	0		IR<15>	1	1
MARK	1		1	1	1
MFPI	0		1	1	0
MTPi	0	1	1	0	
SXT	0	1	1	1	

1064 x v } Program as No decode
1067 x v

IR<6>
IR<7>
IR<8>
IR<9>


IR<15>

D(0)

D(1-7)


12
13
14

Single Operand Decoder # 1



Single Operand Decoder #2

This Decoder not necessary when the previous is used with the modification




23 March 1976
ADD

Low Group Instruction Decoder

IR Connections

Instructions

- | | |
|-------|-----------------|
| HALT | JMP |
| WAIT | RTS |
| RTF | SPL |
| DPT | Condition Codes |
| IDT | SWAB |
| RESET | |
| RTT | |




24 March 1976

ARS

Branch, TRAP, and JSR Decoder


XOR	MUL	BRANCHES (15)	
SUB	DEV	JSR	1
	ASH	TRAP	1
	ASHC	EMT	1

EA



24 March 1976
ARJ



Floating Point and WCS (Writable Control Store) Decoder (Extended Instructions 28)



24 March 1976
ABB

Bit extension for 12 Bit Microcode Address & Mode Summers

Extend Bits used only By Floating; Ext.





24 March 1976
BRN

IR Register

16 Bits Plus Decode Timer


4) 74175'S



IR DECODE occurs 100ns after load IR clock

Alternate Decoder Summing Logic

typical for Destination coding



this configuration replaces 74S40's + previous mode Summers

used with

- execute
- Dest
- Some
- Special
- Byte op
- NDA
- TRAP INST

25 March 1976
ARB

Replace Address selection Logic with
the 82S100 ^{Tristate} FPLA programmed for
the following states

D(ϕ) [L]

S(ϕ) [L]

D(ϕ) [H]

ϕ 75 [xx] xx [H]

X ϕ 5 xxx [L]

X (ϕ 5 + ϕ 6) xxx [H]

ϕ 4 ϕ 4 ϕ X [H]

(ϕ 4 ϕ 4 7 L \wedge ϕ ϕ [ϕ xx] xx H) [H]


provides full address mapping and replaces
10 IC's with the single 82S100

52

SPL instruction Logic (optional with 11/45)

(modifies previous Logic)

BUS write Priority [L]




26 March 1976
APB


The control logic is a double buffered system allowing the specification of the next I/O operation while the previous I/O operation is being executed or is pending execution.

A simple constraint must be noted - if an I/O is in progress and ^{the next} I/O has been specified no further I/O operations may be specified until the I/O in progress is complete.

If a third I/O operation is specified the logic will not execute this I/O. These conditions can be avoided by judicious use of the $WI/O[HI]$ and $WI/O[LI]$ selects to ensure that at most a single I/O is pending


27 March 1976
ARD






27 March 1976
 ARB

This logic interfaces the Microprocessor or Data line with the ^{external} Address Bus. Circuitry is included for the optional Memory Management System. The logic includes the 16 Bit AD register containing the 16 LSB's of the Address, if bits 15, 14, and 13 are asserted then Bits 16 and 17 are set to '1' otherwise they are cleared by a load into AD. Bits 16 and 17 are loaded independently by a Load ADX used by the console routine to load the full 18 bit Switch register address.





74110 need to replaced with edge triggered latch

27 March 1976
AB

Modification in Interrupt Handling

57

- (1) Delete [IN] → [CLOCK] Priority from Chain
- (2) BR Grant issued in service routine
- (3) clock interrupt determined by BRANCH or TEST
- (4) DATA IR's are aborted if Traps are pending
- (5) Modify Priority chain to the following

DEAD
FATAL
RS
TIMEOUT
MMGT

} immediate Branches

SOURCE
DESTINATION
EXECUTE
EXTRA
Reserved (EXECUTE)


} Instruction Execution

Console HALT
T Bit Trap
YS
Power Fail
INTR
BEGIN


} serviced at end of Instructions

- (6) INTR is delayed one instruction if an internal Trap occurs (Dead, Fatal, RS, TIMEOUT, MMGT, T Bit, YS, PF, Console)
- (7) Coding requires each Trap to attempt a DATA IR to insure proper PC count.

The Trace Trap Logic is simplified as follows (straight DC level is sufficient for Trace)



Interrupt Priority logic is also simplified



11/35 T Bit operations

RTI setting T Bit , immediate Trace Trap

RTI setting T Bit , delayed Trace Trap

Instruction Traps , delayed Trace Trap

if an INTR occurs between T set and Trap - complete Routine executed on RTI or RTT above occurs

if T bit was Set and RTI or RTT is the Traced instruction action depends upon PSW loaded

INTR Routine


#clock → DO ; DATA INT ; BR TO TRAP

if No BR's , DATA INT will be stored
with # clock left in DI , if a BR level is
enabled then ^{extended} the Vector will be loaded into DI



Full NPR control - precedence over all I/O operations - asynchronous operation when CPU not requesting I/O; as CPU requests I/O NPR logic is latched, CPU waits for NPR complete.


BR Logic Control is clocked at initiation of a DATA IR to determine if an interrupt is pending. If the priority logic determines an interrupt is pending the interrupt level is asserted and held and the pending DATA IR is aborted immediately. The microprogram always follows a DATA IR by a BR ICODE which selects the highest priority operation pending. With the DATA IR aborted no instruction codes are pending therefore interrupts are serviced. Additionally if the previous instruction was a Halt/Console Halt/TBit/YS/PF/any trace Trap/any instruction Trap; ~~the~~ any BR request is delayed one instruction.

3 April 76
AGD




Preliminary PR Logic





May need to Latch E0




3 April 76
ASD

The BR Priority Chain may be Combined with
 the Programmed Priority Chain to form a 32 level
 Priority Chain as follows

	Group 1 (High Priority)	Group 2 (Low Priority) ext. interrupts
↓ 1	---	---
2	Dead	---
3	Fatal	---
4	Red Stack	---
5	Timeout	---
6	MMGT	---
7	---	---
8	SOURCE	---
9	DESTINATION	B64-7
10	---	CLOCK
11	EXECUTE	---
12	RESERVED	---
13	HALT (Console)	1 RURT
14	T Bit	1 TURT
15	Yellow Stack	2 RURT
16	Power Fail	2 TURT


Groups 1 and 2 are logically separate -
 if no Group 1 priorities are pending then Group 2 priorities
 are selected

Priority Chain Expander




3 April 76
ASD

BUS GRANT & INTERRUPT VECTOR LOAD LOGIC



mod 11 Sept 76



- 1) 33
- 1) S14
- 1) L66
- 1) S34
- 1) 7438
- 2) S14
- 1) 44

4 April 76
ARD

Alternate BUS Central Decode

63

The BUS code is an ¹⁰ 8 Bit segment

28A₇₆ ARB {
 (3) 2 bits MMBT Mode
 1 bit Byte Enable
 1 bit Special/WDA enable
 (4) 3 bits Operation Select
 1 bit Enable I/O

Operation select is

c₂ c₁ c₀
c 0 A

0	0	0	DATI	
0	0	1	DATIP	(on the I/O BUS this will always be a DATI)
0	1	0	DATO	
0	1	1	DATOB	
1	0	0	DATIR	
1	0	1	DATIR	immediate lookahead
1	1	0	INT	immediate
1	1	1	INIT	immediate






immediate commands start I/O as soon as the bus is free otherwise I/O is delayed until beginning of the next micro instruction

BUS BUSY Signal (I/O BUSY) is not asserted until the following microinstruction


The IR will not be loaded until a WI/O[H] or WI/O[L] is asserted (this insures proper completion of current instruction decoding)


28A₇₆ ARB

5 April 76
 ARB




BUS SEQUENCE LOGIC






6 April 76
ARB

Time out Summer



Internal BUS MSYN Generation



- ✓ 3
- ✓ 4
- ✓ 3
- ✓ 3
- ✓ 3
- ✓ 2
- ✓ 4
- ✓ 2
- ✓ 4
- ✓ 4
- ✓ 4
- ✓ 4
- ✓ 4
- ✓ 4
- ✓ 4
- ✓ 8
- ✓ 1
- ✓ 1
- ✓ 1
- ✓ 2

Currently Designated Microcode Line

66

of Bits

- ✓ 3 <00: 02> CPU D0 ADDRESS NOP + 7 Registers
- ✓ 4 <03: 06> CPU D1 Data Select 16 selects
- ✓ 3 <07: 09> CPU Source Operand
- ✓ 3 <10: 12> CPU Function
- ✓ 3 <13: 15> CPU Destination
- ✓ 2 <16: 17> BYTE OP / FORCE / SAL [CPU only]
- ✓ 4 <18: 21> A Address Code
- ✓ 2 <22: 23> A Address Source
- ✓ 4 <24: 27> B Address Code
- ✓ 2 <28: 29> B Address Source
- ✓ 4 <30: 33> Carry IN Control 16 states
- ✓ 4 <34: 37> N Bit Control
- ✓ 4 <38: 41> Z Bit Control
- ✓ 4 <42: 45> V Bit Control
- ✓ 4 <46: 49> C Bit Control
- ✓ 8 <50: 57> Shift Rotate Control
- ✓ 1 <58> Console Line
- ✓ 1 <59> Clear Current Priority
- ✓ 1 <60> Counter Clock Control
- ✓ 2 <61: 62> CPU Clock Control (I/O)

6 April 76
ARB

- ✓ 8 <63:70> I/O BUS CONTROL (mmGT coding)
- ✓ 12 <71:82> Controller Branch Address
- ✓ 3 <83:85> Controller Operation
- ✓ 5 <86:90> Branch Conditions

5 lines remaining for 96 Bit Microcode


- ✓ 1 <91> PSW / Constant Select
- ✓ 1 <92> extra bit on Bus Control explicit immediate

Inst
A
A1
A11
A9
A4

Preliminary BUS Address Decoder for


777776
777774
777570

Process Status Word (Read/Write)
Stack Limit Register (Read/Write)
Console Switches (Read)



10 Apr 76
ARD


Console Switch Register Data Stroke



Stack Limit Register

74175's

Bits 0-7 for IDBI are '0's




Preliminary Review of the PSW logic

Some logical operation as described previously

10 April 76
ADD

(65ms²76)

MS175




PSU

MS175



Selector

74SR257 S



3-state outputs



CPuo (47)

L57

L67

L77

Select

clock


548

disabled state

MS175
 77776 [U]
 PSU
 Select [U]

MS175 (combination code) [U]

Addition of 4 Bits of Kernel/User MMIO PAR/PDR/CSR Register Set
Select
Constrained as the Priority is for reading/writing/traps etc



Redesign of the BR Logic

1) Allows 9 levels of interrupt codes

BR7 - BR4	(4)
Clock	(1)
① RURT - TURT	(2)
② RURT - TURT	(2)

2) Priority logic is locked at the initiation of a DATIR I/O operation and fully decoded to inhibit the DATIR before the IMSYN signal is generated.



3) if an interrupt is pending the DATI IR is immediately aborted - no IR is decoded therefore the Next BR ICODE will Branch to the corresponding Microcode service routine



13 April 1976

APB




Device

- 74S175'S
- 74S00'S
- 74S10'S
- 74S11'S
- 74148
- 74S20 / 74S188 / 74S84






from INT inhibit logic




13 April 76
BR

Priority Encoder



28
IR
INT

Alternate clear INT Logic



Modified
26 June 1976


Inhibited by

\overline{FEO}
 \overline{TEO}

Reserved (E7) 16 May 76

18 April 76
ARS


Priority Logic



6 June 76
ARB
Changed

clear selected
Trip Code

Priority Code Address
Selector




INSTRUCTION TRAPS
INTERNAL TRAPS

clear selected
Priority INTSLJ
ITEO


19 April 76
ARB

VECTOR PROM



8 Bit Vector Address
for TRAPS / INSTRUCTION TRAPS
INTERNAL Interrupts,
external Interrupts.

MICROCODE JUMP Vectors For Microcode




8 Bit Icode Jump
Address

Jumpcode
enable
 $\overline{IE0}$



Clear Select Priority Logic






The BR ICODE (or JUMP ICODE) instruction will cause the current IR Decoded logic branch priority to be cleared at the completion of the microcycle. If the ICODE branch is caused by 1) an internal error (ie. fmicnt, redstck mmot, Fatal, or Dead) or 2) an instruction trap or 3) an interrupt (BUS type) Yellowstck, T Bit, Power fail, Console Hact or, the current interrupt priority is not cleared - it can be cleared only by an explicit Current Priority clear - this allows the microprogram to load the Vector Address pointed to by the priority level.

19 April 76
ARR

The priorities are reorganized as follows

Groups 1-4



Changes Needed in the BUS control Logic

- 1) on DATI's and DATIP's clear I/O BUSY as soon as Data is locked into Dregister - this will reduce wait timing by 125 NS/per I/O
- 2) on DATI IR's don't clear I/O BUSY until IR has been decoded
- 3) add one bit of control ^{for explicit} immediate I/O operations
- 4) change current immediates to
 - INT immediates - Delayed INT
 - ININT immediates - Delayed ININT
 - DATIR immediates - to lookahead DATI IR for Address Modes SSIOJ / DDIOJ / RR
- 5) on DATO's and DATOB's clear I/O BUSY as soon as SSYN is received ^{decreasing} wait timing by 125 NS/per I/O

approximate I/O timing (add 150NS for MM6T Enabled) Typical


		Access	3 bus
Immediates	50NS setup (0 for Delayed)	50	50
	150NS BUS Control (External - 75NS internal)	150	150
DATI	400 NS	400	
DATO	100 NS		100

Completion of BUS Cycle

DATI's	200NS	75	
DATO's	125NS		
Immediate operations		675 NS	300 NS
Delayed operations		625 NS	250 NS
Internal BUS		550 NS	175 NS
DATI IR's (Internal Bus & Immediates)		~ 800 NS	

21 April 76
ABD

Logic Correction & Addition




22 April 76
ABD

Notes on the Look ahead DATA IR

- 1) Note that any instruction using the look ahead mode must not alter the processor status - all mode SSDDDD or IDDD or branches satisfy this requirement.
- 2) The look ahead instruction will always be aborted if not explicitly enabled by the IR Decoding
- 3) inclusion of the look ahead in register addressing modes provides a reduction of execution time by one microcycle time (even with the addition of one microcycle per instruction - this assumes that 3 microcycles can be executed faster than a single DATA IR I/O operation ~ 850 ns for 400 ns Access memory)

23 April 76
ARB

DATA IR Lookahead Inhibit/enable



28 May 1976
ASD

Preliminary Instruction Decoding

The decoder specifies 16 instruction segments containing less than 256 states, therefore a 256 bit memory string may ^{be} used to affect all instruction decoding. The priorities are as follows

<u>level</u>	<u>Instructions</u>	<u># of States</u>
15	Halt-RTI	8
14	JMP	2
13	RTS/codes	8
12	SWAB	2
11	Low Branch	X 2
10	JSR	2
9	CLR(B) - TST(B)	32
8	NOTHING	1
7	ROR(B) - SXT	32
6	MOV - SUB	64
5	LEIS	16
4	FLOATING	8
3	Upper Branch	X (2)
2	EMT/TRAP	2
1	---	---
0	RESERVED	1
	NOTHING	1

5 May 1976
APB

Selector Bits (Connections)

Priority	0	1	2	3	4	5	6	7	# of Stubs
Extensions	I6	I7	I8	I9	I10	I11	∅	∅	64
⑥ MOV-SUB	S∅	D∅	I12	I13	I14	I15	∅ ^①	∅ ^②	64
⑨ CLR(B)TST(B)	D∅	I6	I7	I8	I15	∅	1 ^③	∅ ^④	32
⑦ ROR(B)-SXT	D∅	I6	I7	I8	I15	1	1 ^⑤	∅ ^⑥	32
⑤ EIS	D∅	I9	I10	I11	∅	∅	∅ ^⑦	1 ^⑧	16
④ FLOATING	I3	I4	I5	∅	1	∅	∅ ^⑨	1 ^⑩	8
⑮ HALT-RTI	I∅	I1	I2	1	1	∅	∅ ^⑪	1 ^⑫	8
⑬ RTS/NOF	I3	I4	I5	∅	∅	1	∅ ^⑬	1 ^⑭	8
⑭ JMP	D∅	∅	∅	1	∅	1	∅ ^⑮	1 ^⑯	2
⑫ SWAB	D∅	1	∅	1	∅	1	∅ ^⑰	1 ^⑱	2
⑯ JSR	D∅	∅	1	1	∅	1	∅ ^⑲	1 ^⑳	2
② LMT/TRAP	I8	1	1	1	∅	1	∅ ^㉑	1 ^㉒	2
⑪ Low BR	BR	∅	∅	∅	1	1	∅ ^㉓	1 ^㉔	2
③ UPPER BR	BR	∅	∅	∅	1	1	∅ ^㉕	1 ^㉖	---
⑧ Reserved	∅	1	∅	∅	1	1	∅ ^㉗	1 ^㉘	1
① Nothing	1	1	∅	∅	1	1	∅ ^㉙	1 ^㉚	1

IX is the [High Time] instruction register bit
 D∅, S∅ is the [High Time] Mode Zero Code

SMg 76
 ARD

Corresponding Connections for 16 line Selectors

Line #	Output Bit #							
	0	1	2	3	4	5	6	7
0	0	1	0	0	1	1	0	1
1	UNSPECIFIED							
2	I8	1	1	1	0	1	0	1
3	BR	0	0	0	1	1	0	1
4	I3	I4	I5	0	1	0	0	1
5	D0	I9	I10	I11	0	0	0	1
6	S0	D0	I12	I13	I14	I15	0	0
7	D4	I6	I7	I8	I15	1	1	0
8	1	1	0	0	1	1	0	1
9	D0	I6	I7	I8	I15	0	1	0
10	D0	0	1	1	0	1	0	1
11	BR	0	0	0	1	1	0	1
12	D0	1	0	1	0	1	0	1
13	I3	I4	I5	0	0	1	0	1
14	D0	0	0	1	0	1	0	1
15	I0	I1	I2	1	1	0	0	1

The 16 input selectors require low time signals


00 '1' ⇨ [L]

'0' ⇨ [H]

Ix ⇨ low time

D0, S0 ⇨ low time

Conditional Branch Instruction Decoding




7486
7402
74150

9 May 1976
ARO

Writable Central Stores / Control Register

DSD '1' Disables internal DO/SS Branch addressing

Control Register



Vector Store (VS)
Address Extension

Control Store Instructions
Decode Address Select

EXT '1' enables extension instructions 17xx_ - to hardwired 11/35

if Bit 15 of addressed ^{writable} control store is '1', program flow data and subsequent microcode address from priority level ES is taken from the writable control store, otherwise control data is taken from hardwired store

ECS '1' enables writable central store for access of all program flow data and ES microcode data
'0' enables

WECS '1' enables write operation into WCS
'0' allows read only accesses

EVS '1' enables writable Machine vector memory all internal machine traps take microcode address from the Vector store
'0' uses internal ROM vector (11/35)


WEVS '1' enables write operations into WVS
'0' allows read only accesses

EMS '1' enables writable microcode instructions for all machine operations
'0' internal ROM micro instructions are enabled

WEMS '1' enables write operations into WMS
'0' allows read operations only

10 May 76
ARQ


Writable Vector Store (32 words only / one for each internal machine priority)



from Central Register
VS address explanation

Writable Control Store

(2 words per IR decode state / 2 words per microcode instruction)
with bit set, next DATE IR decode must wait until a W I/O or WAIT is asserted before decoding else next IR is decoded immediately



WM6

WM7

add conditional lock/allow


Updated 27 Aug 76 ARB

Updated 6 Sept 76 ARB

Updated 2 Jan 77 ARB

Writable Microcode Store (6 words per microcode instruction) (96 bits)

Writable Microcode Store (6 words per microcode instruction (96 bits))




10M76
AFO

The WMs and WCs are accessed as 8 words in sequence


Wm0
Wm1
Wm2
Wm3
Wm4
Wm5
Wm6 (WCS1)
Wm7 (WCS2)

} corresponds to a
single microinstruction
+ a single WCS instruction



IR
L
S


Instruction Register / Decoder Driver






15 May 1976
ARA

Decoding Logic

Defined states





- 10 IC's
- ✓ 1) 74S21
 - ✓ 4) 74S11
 - ✓ 3) 74S10
 - ✓ 1) 74S20
 - ✓ 2) 74S00

15 May 1976
APD

The IR Decode signals drive the priority Encoder (2) 74148's and 1) 74500) and 1 of 16 selectors to code the INSTRUCTION ROM Addresses -

The instruction ROM is a 24 x 256 array providing 12 bits of Addressing information pointing to the microcode executing the decoded instruction and 12 bits of Program flow data / Trap instructions / Byte operations / Special / NDA / and look ahead coding for each instruction type.

- add a conditional look ahead enable line
- add a second enable look ahead enable line
- add an inhibit Trace bit line

13 July 1976


The Instruction ROM is 32 bits x necessary length (for PDP 11 emulation length is 256)

This ROM/RAM are accessed as memory.

IR Decode ROM

Note change
13 July 1976

this
ADPROM/RAM are accessed as memory,
configuration is no longer valid!!!



16 May 76
AR3

Internal Machine Trap Addressing / Destination Some Address coding


Machine traps & Vector
Data is controlled
element

IRF Low Data Address
MA 11
MA 10
MA 9
MA 8
MA 7
MA 6
MA 5
MA 4
MA 3
MA 2
MA 1
MA 0

IRF High Data Address
IC 11
IC 10
IC 9
IC 8
IC 7
IC 6
IC 5
IC 4
IC 3
IC 2
IC 1
IC 0


Enable [I] 7
74LS257's
74LS253's



Status 0: I or Same
2: 3 no Dist
4: 5 no Error
6: 7 no Program



CPU
Priority
Level


to CPU IS





16 May 1976
ARB

CPU Destination Address Decoding



Redesign of the Microcontroller using the Am2909

86

- 1) provides equivalent operations of MSI sequencer
- 2) provides for upto 4 levels of microsubroutines

Operation Codes

AM2909 States

C2	C1	C0	Operation	Cond	S1	S0	CN	FE	PUP
0	0	0	Next	X	0	0	1	1	X
0	0	1	Cond BR	0 1	0	0 1	1	1	X
0	1	0	Cond RTS	0 1	0 1	0	1	1 0	X 0
0	1	1	(Cond JSR Icode) BR Icode	X ⁽⁰⁾ 1 ⁽¹⁾	1 ⁽⁰⁾ 1 ⁽¹⁾	1 ⁽⁰⁾ 1 ⁽¹⁾	1	1 ⁽¹⁾ 0 ⁽⁰⁾	X ^(X) 1 ⁽¹⁾
1	0	0	Cond BR (Repeat)	0 1	0	0 1	0	1	X
1	0	1	BR VCond	X	0	1	1	1	X
1	1	0	Cond JSR	0 1	0	0 1	1	1 0	X 1
1	1	1	Repeat, BR on Cond	0 1	0	0 1	0 1	1	X

14 July 76 - Modify coding so that

BR Icode is coded as 111 and


Repeat. is coded as 011

i.e. $\bar{3} \rightarrow 7$; $7 \rightarrow \bar{3}$

22 May 1976

ABD

3 AM2909 units connected for 12 Bit controller



22 May 1976

ARD

IC's used

- 1) 74150
- 1) 74S138
- 1) 74S20
- 1) 74S00
- 2) 74S02
- 1) 74S86
- 1) 74175
- 1) 74S175

- 3) AM2909

Approximate cost \$90 (12 pcs)

(old version ~~74~~70 (31 pcs))


Redesign of Data Register / BUS interface

1) redesigned to include delays from CPU
to minimize cost & equalize delays


Byteop 4 loads

Data 4 loads

Internal 4 loads



22 May 1976
ARB





Redesigned CPU Clock

- 1 74L86
- 1 74S04
- 1 74S74
- 1 74S32
- 3 74S08

cycles times relatively from
144ns to 312ns
in increment of ~90ns

clock pulses formed by



Hold Clock Low
Inputs [H]

(used to extend cycle time of CPU)

WI/OA [H] & IO Busy [H] clock remains in High position

@ IO Busy [L] clock period to next

H to L \downarrow is 80ns

to next L \uparrow H is 220ns or 145ns

WI/O L [H] & IO Busy [H] clock remains in low

state at end of clock period @ IO Busy [L]

clock L to H transition occurs in 50 ns

CP
8

7

6

5

4

3

2


1

0

l

Redesign of Counter logic


a) allows simultaneous setup & clocking



use S84'S

29 May 1976
ARBS

Zero Detect



a)

Do

M

B

NDA/S

Enable


CP clock

Redesigned I/O Control Logic



a) Double Buffered I/O control Register



add MMGT 2 for Microcode
add Latched for Decoding

I/O control Microcode





29 May 1976
ARM









(DATIP decoded to DATA)






29 May 1976
AM





30 May 76
APD



31 May 1976
ARB

I/O Timing

(for immediate operations add 45 ns for setup)
(for MMGT add 150 ns except for DATIP)

CPU clock → BBSY [L] 28 ns
→ IMSYN [H] 90 ns
→ BMSYN [L] 176 ns (BMSYN - BBSY ≈ 150 ns)

DATO (B)

BBSY [L] → clear BMSYN 56 ns
→ clear IMSYN 41 ns
clear BMSYN → clear BBSY 80 ns

DATI (P)

BBSY [L] → clear BMSYN 96 ns
→ clear IMSYN 121 ns
→ load D reg clock 123 ns
clear BMSYN → clear BBSY 80 ns

DATI IR

BBSY [L] → clear BMSYN 129 ns
→ clear IMSYN 154 ns
→ load I reg clock 123 ns
clear BMSYN → clear BBSY 80 ns

Timing for BMSYN clear → I/O Busy clear 71 ns

cc I/O Busy clear → clear BBSY 9 ns

Times need to be re-computed after change 17 Jul 26

CPU Source Signals (Timing Diagrams)

clock
 ↓
 0 10 20 30 40 50 NS ---

5 NS per div

Devices

Signal Name	Width	Lines	Devices
Source Code	4 Bits	DS0-DS3	(S175)
Source Data	16 Bits	CPUD0-D15	(150)
D Reg	16 Bits	DR0-DR15	(S138 + S175)
A & B Select Code	4 Bits	AS1-2, BS1-2	(S175)
A & B Address	8 Bits	AD0-3, BD0-3	(175)
A & B Selector	8 Bits	CPUA0-3, CPUB0-3	(153)
Carry In Select	4 Bits	C0-C3	(S175)
Cin available	1 Bit	CN	(151 + S86)
CPU OP Data	9 Bits	I0-I8	(175)
Dest Address	3 Bits	A0-A3	(175)
CPU OP Decoding	9 Bits		(S157 + others)
C, Z, V, N Control	16 Bits		(175)
Shift Rotate	8 Bits	SR0-SR7	(175)
I/O BS Control	9 Bits		(S32 + S175)
Branch Cond Decode	4 Bits		(S175)
Controller Code	4 Bits		(S175)

31 May 1976
 AD

Extended Instruction Set (EIS) to include

MUL, DIV, ASH, ASHC

Two's complement multiply, assumes source data is
in DI

Execution time is 6.5ϕ ysecs
exclusive of IR + sometimes

- ① $H/5 \rightarrow \text{CNTR}$
 - ② $\phi \rightarrow T1$
 - ③ $WIO[H], DI \rightarrow \text{shift LSB} \rightarrow T\phi; LORR \rightarrow C$
 - ④ $T\phi \rightarrow Q$
 - ⑤ [MUL] $CP; C=1; RSX+T1 \rightarrow T1$
 $C=\phi; \phi+T1 \rightarrow T1; \text{shift LSB}$ BR [MUL] on $\overline{\text{CNTR}}$
 $T1(\phi) \rightarrow Q(15); Q LORR \rightarrow C; CPUV \neq CPUW \rightarrow T1(15)$
 - ⑥ $C=1; T1-RSX \rightarrow T1; \text{shift LSB}$
 $C=\phi; T1-\phi \rightarrow T1;$
 $T1(\phi) \rightarrow Q(15); CPUV \neq CPUW \rightarrow T1(15)$
- high order in T1, low order in Q
- ⑦ $T1 \rightarrow RSX; V = CPUZ (V=1 \text{ if } T1=\phi)$
 - ⑧ $\overline{T1}; C = CPUZ (C=1 \text{ if } T1=-1)$
 - ⑨ $Q \rightarrow RSXV1; N = CPUW; Z = CPUZ; \text{BR [J1] on } C=1$
 - ⑩ $R7 \rightarrow AD; \text{BR [J2] on } V=1; \text{DATA IR}$
 - ⑪ $T1; N = CPUW; C = \phi; V = \phi; Z = \phi; \text{BR [BEGINX]}$
 - ⑫ [J1] $V = \phi, Z = \phi; \text{BR [K]VN; R7} \rightarrow AD; \text{DATA IR}$
 - ⑬ [J2] $V = \phi, N = \phi; \text{BR [K]VR}$
 - ⑭ [K]V ϕ $C = 1; \text{BR [BEGINX]}$
 - ⑮ [K]V1 $C = \phi; \text{BR [BEGINX]}$

1 June 1976

APP

Redesign of the High Order Priority Register

Priorities are defined as


(7)	31	Dead 0	FE0 A Bus Error
(6)	30	Dead 1	TE0 A Bus Error
(5)	29	Dead 3	Reserved A Bus Error
(4)	28	ODD Address	
(3)	27	ODD Stack	
(2)	26	Red Stack	(disabled in User mode)
(1)	25	TMOT	(Terminat Bus Error)
(0)	24	MM6T	(MM6T Error)

Console Bit enabled [L] disables force branch sequencing for complete console operation

Force Branch sequence is initiated during the microcycle following the microcycle in which the abort took place - all I/O's pending or beginning are cleared (except immediate INIT/INT)


6 June 1976

ADD



INIT [L] (System Reset)

CONSOLE MODE [L]



6 June 1976
ARO


Clean Current Priority Logic

Modified to clean at mid cycle

1) don't clean current priority during a BRICODE

if attempted clean will cause BRICode to branch to an undefined location

2) a clean current priority will be aborted if a force branch is in progress




clean priority deleted 6 June 1976
 retained 7 June 1976

with Lpp
 pulse ~ 55ns wide

LFED
 Code
 BRICode

LFED

Priority Clocks (caused by BR Icode) LW




Force Priority is checked every microcycle

Interrupt Priority is checked every DATI IR

if a Force Branch is pending the Program/Trap clocks are inhibited

Redesigned 14 July 76
APD

6 June 76
APD



yellow stick
load son clock

Direct (IR decoded)

B-RTI H

Psw[4]


Psw[24]

PF clock


APD

Program Priority

Program Group Address



INITIAL *split*
Decoding IR \overline{IT}



7 June 1976
ABD

