

Memory Systems 2

96 SHEETS • 5 x 5 QUAD
10 $\frac{1}{8}$ x 7 $\frac{7}{8}$ • 53-110



NATIONAL BLANK BOOK COMPANY, INC.
Holyoke, Massachusetts 01040 • Made in USA

4 megabyte


Error Corrected Memory System

Control/ECC Board

	1	2	3	4	5	6	7	8
A	SW	SW	SW	SW	SW	SW	SW	SW
D	LS156	LS156	LS156	LS156	LS156	LS156	LS156	LS156
C				S178	LS297	LS240	LS277	
B				S00	LS197	LS240	LS277	
E				S260	LS197	LS240	LS277	
F				RES	S04	S140	LS373	
G				S08	S211	S74	33	
H				S74	S74	LS74	S08	
I				S74	S00	RES	S132	
J				RES	23	X	X	

1 2 3 4 5 6 7 8

1 2 3 4 5 6 7 8



A	CNI	CNI	LS240	LS240	LS240	X	1
B	CNI	CNI	LS373	LS373	LS373	LS373	LS373
C	CNI	CNI	LS374	LS374	LS374	LS374	LS374
D	SAP	SAP	SAP	SAP	SAP	SAP	SAP
E	X	X	S179	S179	S179	S179	S179
F	S174	S86	S86	S86	S157	S157	X
G	S174	S86	S86	LS174	LS174	LS174	LS174
H	S174	S86	S86	LEDS	LEDS	LEDS	LEDS
I	S174	S18	S18	S18	S18	S18	S18
J	S174	X	X	X	X	X	X
K	S174	Res	Res	Res	Res	Res	Res

9 10 11 12 13 14 15 16

9 10 11 12 13 14 15 16

	9	10	11	12	13	14	15	16
L	Address S158	S14	WRITE S15	S18	S18	CRS S15	CRS S15	Point S2
M		Address S16	WRITE R00	CRS R00		CRS R00	Address S16	Point R00
N	4164							4164
O								
P								
Q								
R								
S								
T	4164							4164

CN1 Internal Bus Address Out

1	IAB	-		40	GND		
2		-		39	IAB	+	D8/14
3		+	C8/3	38		+	D8/13
4		+	C8/4	37		-	E8/3
5	GND			36		-	E8/4
6		+	C8/7	35	GND		
7		+	C8/8	34		+	E8/7
8		+	C8/18	33	IAB	+	E8/8
9		+	C8/17	32	IC03	+	F8/7
10	GND			31	ICAD	+	F8/8
11		+	C8/14	30	GND		
12		+	C8/13	29	IXMSYN L	+	E10/1
13		+	D8/3	28			
14		+	D8/4	27	ISSYN L	-	G8/12
15	GND			26	UBSYN L	-	G8/4
16		+	D8/7	25	GND		
17		+	D8/8	24	IMSYN L	-	NC
18		+	D8/18	23			
19	IAB	+	D8/17	22			
20	GND			21	EXIT CLEAR	+	NC

CN2 INTERNAL DATA BUS OUT/IN

To CPU			From CPU				
1	DIP	+	C13/2	40	GND		
2		+	C13/5	39	DO0	+	A13/2
3		+	C13/6	38		+	A13/4
4		-	C13/9	37		+	A13/6
5	GND			36		+	A13/8
6		+	C13/19	35	GND		
7		+	C13/16	34		+	A13/17
8		+	C13/15	33		-	A13/15
9		+	C13/11	32		+	A13/13
10	GND			31		+	A13/11
11		+	C14/2	30	GND		
12		+	C14/5	29		+	A14/2
13		+	C14/1	28		+	A14/4
14		+	C14/9	27		+	A14/6
15	GND			26		+	A14/8
16		+	C14/10	25	GND		
17		+	C14/16	24		+	A14/17
18		+	C14/15	23		+	A14/15
19	DI15	+	C14/12	22		+	A14/13
20	GND			21	DO15	+	A14/11

CN3 Memory Address / Control Bus

1	$\overline{BA\phi}$	+	C8/2	40	GND		
2		-	C8/5	39	$\overline{BA16}$	+	E8/2
3		+	C8/6	38		-	E8/5
4		+	C8/9	37		+	E8/6
5	GND			36	$\overline{BA19}$	+	E8/9
6		+	C8/19	35	GND		
7		+	C8/16	34	\overline{RAS}	-	F11/13
8		+	C8/15	33	GND		
9		+	C8/13	31	\overline{CAS}	-	F11/3
10	GND			31	GND		
11		+	D8/2	30	GND		
12		+	D8/5	29	\overline{COLAR}	-	F11/9
13		+	D8/6	28	GND		
14		+	D8/9	27	XAccess	+	F7/9
15	GND			26	GND		
16		+	D8/19	25	GND		
17		+	D8/16	24	\overline{READ}	+	F11/6
18		+	D8/15	23	GND		
19	$\overline{BA15}$	-	D8/13	22	\overline{WRITE}	-	G11/10
20	GND			21	GND		

CN4 Memory Data Bus

1	D0	+	D13/2	40	GND		
2		-	D13/5	39	D16	+	B15/2
3		+	D13/6	38		+	D15/5
4		+	D13/9	37		+	D15/6
5	GND			36		+	D15/9
6		+	D13/19	35	GND		
7		+	D13/16	34		+	D15/19
8		+	D13/15	33		+	D15/16
9		-	D13/12	32		+	D15/15
10	GND			31		+	D15/12
11		+	D14/2	30	GND		
12		+	D14/5	29		-	B16/2
13		+	D14/6	28		-	B16/5
14		+	D14/9	27		+	B16/6
15	GND			26		+	B16/9
16		+	D14/19	25	GND		
17		+	D14/16	24		-	B16/19
18		+	D14/15	23		-	B16/16
19	D15	+	D14/12	22		+	B16/15
20	GND			21	D31	-	B16/12


CPU Address Latch




B11/11 F7/13 Access L



CN1/11 F11/12 Access L





Refresh Address Counter Buffer



UP Data Counter

~~65/11~~
J6/13




Access H


G7/3
F7/11

24 Oct 82
ASD

Address Decoding (32K Word Segments) (64KB Segments)





7
Enables (closed)



994K 1024K

24 0 d 82
ARD





65/11

65/1

24 Oct 82
ASD


Timing Control






Memory Response Logic

4+5
11
14 JS
16




Added 25 April 83
APD



10



26 Oct 82
APD


Memory Timing Chain






26 Oct 82
ARD

Memory Timing Pulse Generators




H8/13 Next 3



26 Oct 82
ABP

Timing Diagram



CPU - Memory Buffer & Control

CN2/21
CN2/22
CN2/23
CN2/24
CN2/26
CN2/27
CN2/28
CN2/29

0015

A14

11	9
13	7
15	5
17	3
8	12
6	14
4	16
2	18



A13

CN2/31
CN2/32
CN2/33
CN2/34
CN2/36
CN2/37
CN2/38
CN2/39

0015

11	9
13	7
15	5
17	3
8	12
6	14
4	16
2	18



I/O/15
G7/14

BC1

F6/6

BC2



F6/2

BA1

E11/14

F6/4

BA1

I11/10

G₂ Imp

D10

4

5

6

7

17

11

10


9

Byte 1

Byte 3

Byte 0

Byte 2



B16

13
14
17
18
8 LS373
7
4
3

12
15
16
19
9
6
5
2

D31
D24

B15

12
14
17
18
8 LS373
7
4
3

12
15
16
19
9
6
5
2

D23
D16

B14

12
14
17
18
8 LS373
7
4
3

12
15
16
19
9
6
5
2

D15
D8





B13

13
14
17
18
8 LS373
7
4
3

12
15
16
19
9
6
5
2

D7
D0

H11/10 OE |
Access L |




2 Nov 82
ARB

Memoz - CPU Buffer & Control


CN2/19	DELS	/
CN2/18		/
CN2/17		/
CN2/16		/
CN2/14		/
CN2/13		/
CN2/12		/
CN2/11		/




CN2/9		/
CN2/8		/
CN2/7		/
CN2/6		/
CN2/4		/
CN2/3		/
CN2/2		/
CN2/1	DIO	/




C16




C15



C14





C13



GS/10 BSAV

2 Nov 82
AKD



G11/3 G11/13

2 Mar 82
ABD
18
48

Error Code Memory Logix

L8

c7/18	<u>D7/18</u>	<u>BA8</u>	2	A	4	/	MPA3
	<u>BA9</u>	1	3	B			
c7/16	<u>D7/16</u>	<u>BA9</u>	5	A	7	/	MPA1
	<u>BA1</u>	1	6	B			
c7/14	<u>D7/14</u>	<u>BA10</u>	14	A	12	/	MPA2
	<u>BA2</u>	1	13	B			
c7/12	<u>D7/12</u>	<u>BA11</u>	11	A	9	/	MPA3
	<u>BA3</u>	1	10	B			


1 15

L9

c7/13	<u>D7/13</u>	<u>BA12</u>	2	A	4	/	MPA4
	<u>BA4</u>	1	3	B			
c7/15	<u>D7/15</u>	<u>BA13</u>	5	A	7	/	MPA5
	<u>BA5</u>	1	6	B			
c7/7	<u>D7/7</u>	<u>BA14</u>	14	A	12	/	MPA6
	<u>BA6</u>	1	17	B			
c7/9	<u>D7/9</u>	<u>BA15</u>	11	A	9	/	MPA7
	<u>BA7</u>	1	10	B			


1 15

E4/10 COLAPR |



3 Nov 82
 ARD

EC Memory 0 - 2 meg Byte




ANHO - BWH3 Meng Aug (EC)

Address Decoder

Drive to 28 chips

		M2	
mPA0	2	18	A0
mPA1	4	16	A1
mPA2	6	14	A2
mPA3	8	12	A3
mPA4	17	8166	A4
mPA5	15	5	A5
mPA6	13	7	A6
mPA7	11	9	A7
		11	19



6Nw &
ARD

BNH4 - BNH7

Memory Array (EC)


Address Dimer

Dimer ± 28 chips

M7


MPA0	2	18	A0
MPA1	4	16	A1
MPA2	6	14	A2
MPA3	8	12	A3
MPA4	17	3	A4
MPA5	15	5	A5
MPA6	13	7	A6
MPA7	1	9	A7

11 → 19




6 Nov 82
ABO

CAS Drivers



Write Drivers



7 Nov 82
ARD

BANK 8 - BANK 11


Memory Array EC

Address Drives

Drive to 28 chips

M 10

MPA0	2	18	A0
MPA1	4	16	A1
MPA2	6	14	A2
MPA3	8	12	A3
MPA4	17	3	A4
MPA5	15	5	A5
MPA6	13	7	A6
MPA7	11	9	A7
		8166	
		15-19	



7 Nov 82
ARD


ONK12 - Bukhas Memory Aug (65)

Address Dimer

Dimer to 28 chps

M15

MPA0	2	18	A0
MPA1	4	16	A1
MPA2	6	14	A2
MPA3	8	12	A3
MPA4	17	3	A4
MPA5	15	5	A5
MPA6	13	7	A6
MPA7	11	9	A7
		19	



7 May 82
WBR

64K Dynamic Pin Out

24


N/C	1	16	V _{SS} GND
DIN	2	15	CAS
\overline{WE}	3	14	DOUT
\overline{RAS}	4	13	A6
\overline{AP}	5	12	A3
A ₂	6	11	A4
A ₁	7	10	A5
V _{DD}	8	9	A7

4164

7 Nov 82
ARD

Syndrome/Address Monitor


613



F15/B

LEDS

612



F15/6

F15/3

F14/10

F14/13

F14/6

F14/3

LEDS

Error

H14


E15/32

B4
J10/13



H15

H16



the

5

3

25

these may be used to find the
Memory Bank and Bit # for corrective action.


these are the complements of the Bus Address

off means address bit = 1

on means address bit = 0

these indicate the Syndrome Code for the Error

See the Table (# VII) in the AMD 2960
Data Book



3 Feb 93
ABC

IC Location Dnday

A1	7	—	—
A2	7	—	—
A3	7	—	—
A4	7	—	—
A5	8	C5	7
A6	8	C6	6
A7	8	C7	6
A8	8	C8	6
—	—	—	—
—	—	—	—
—	—	—	—
A13	14	C13	15
A14	14	C14	15
A15	—	C15	15
A16	—	C16	15
—	—	—	—
—	—	—	—
B1	7	—	—
B2	7	—	—
B3	7	—	—
B4	7	—	—
B5	8	D5	7
B6	8	D6	6
B7	8	D7	6
B8	8	D8	6
—	—	D9	14
—	—	D10	14
—	—	D11	14
—	—	—	—
B13	14	—	—
B14	14	—	—
B15	14	—	—
B16	14	—	—

E5

E6

E7

E8

E9

E10

E11

—

E13

—

E15

—

—

—

—

—

—

—

—

F5

F6

F7

F8

F9

F10

F11

F12

F13

F14

F15

F16

—

—
 —
 —
 —
 ES
 EG
 E7
 E8
 E9
 E10
 E11
 —
 E13
 —
 E15
 —

7
 6
 6
 6
 —
 7
 15
 —
 16
 —
 16
 —

—
 —
 —
 —
 —
 G6
 G7
 G8
 G9
 G10
 G11
 —
 —
 —
 —
 —

7
 9
 10
 10
 11
 12
 12
 —
 —
 —
 —

—
 —
 —
 —
 F5
 F6
 F7
 F8
 F9
 F10
 F11
 F12
 F13
 F14
 F15
 F16
 —

6
 7.9
 6
 11
 12
 12
 —
 —
 16
 16
 —

—
 —
 —
 —
 —
 H6
 H7
 H8
 H9
 H10
 H11
 —
 —
 —
 —
 —

9
 10
 9, 10
 11
 12
 12
 —
 —
 —
 —

8 Nov 82
ARJ

FC Location Index

—
—
—
—
I5
I6
I7
I8
I9
I10
I11
—
—
—
—
—
—

9
9
9
9
11
11
12

—
—
—
—
K5
K6
K7
K8
K9
K10
K11
—
—
—
—
—

—
—
—
—
11
11
—

—
—
—
—
J5
J6
J7
J8
J9
J10
J11
—
—
—
—

9
—
11
11
—

L1
L2
L3
L4
L5
L6
L7
L8
L9
L10
L11
L12
L13
L14
L15
L16

—
—
18
17
17
18
17
17
17
17
21
21
21
21
21
21
18, 21

M1
M2
M3
—
M5
M6
M7
M8
M9
M10
M11
—
M13
M14
M15
M16

N1
N2
N3
N4
N5
N6
N7
N8
N9
N10
N11
N12
N13
N14
N15
N16

M1	49
M2	<u>18</u>
M3	18
M4	<u>18</u>
M5	18
M6	18
M7	<u>20</u>
M8	22
M9	<u>21</u>
M10	21
M11	<u>21</u>
M12	21
M13	21
M14	16
M15	23
M16	23

O1	19
O2	19
O3	19
O4	19
O5	20
O6	20
O7	20
O8	20
O9	22
O10	22
O11	22
O12	22
O13	23
O14	23
O15	23
O16	23

N1	19
N2	19
N3	19
N4	19
N5	20
N6	20
N7	20
N8	20
N9	22
N10	22
N11	22
N12	22
N13	23
N14	23
N15	23
N16	23


P1	19
P2	19
P3	19
P4	19
P5	20
P6	20
P7	20
P8	20
P9	22
P10	22
P11	22
P12	22
P13	23
P14	23
P15	23
P16	23

IL Locatum Index

Q1	19	S1	19
Q2	19	S2	19
Q3	19	S3	19
Q4	19	S4	19
Q5	20	S5	20
Q6	20	S6	20
Q7	20	S7	20
Q8	20	S8	20
Q9	22	S9	22
Q10	22	S10	22
Q11	22	S11	22
Q12	22	S12	22
Q13	23	S13	23
Q14	23	S14	23
Q15	23	S15	23
Q16	23	S16	23


R1	19	T1	19
R2	19	T2	19
R3	19	T3	19
R4	19	T4	19
R5	20	T5	20
R6	20	T6	20
R7	20	T7	20
R8	20	T8	20
R9	22	T9	22
R10	22	T10	22
R11	22	T11	22
R12	22	T12	22
R13	23	T13	23
R14	23	T14	23
R15	23	T15	23
R16	23	T16	23

2 megabyte memory boards



L M N O P Q R S T U
 ✓
 9 Nov 82
 ABC

A	CN3	CN4	S32	Date LS244	Date Ms
B			S138 CAS	Date LS244	Date Ms
C	CN1	CN2	S08 CAS	Date LS244	Date Ms
D	S158	S138 CAS	S08 CAS	Date LS244	Date Ms
E	RCAS No	(S14)	RCAS No	X	RCAS No
F	ADDR 8166	X	ADDR 8166	X	X
G	4164				4164
H					
I					
J					
K					
L					



L M N O P Q R S T U V W
 9 10 11 12 13 14 15 16
 4166 ←
 ↑ 4166

9 Nov 82
 APO

Memory Address/Control Bus

CN1 & CN3





1	$\overline{BA0}$	-	D9/3	40	GND			1
2		-	D9/6	39	$\overline{BA16}$	-	E10/1	2
3		-	D9/13	38		-	E10/3	3
4		-	D9/10	37		-	E10/5	4
5	GND			36	$\overline{DA19}$	-	E10/15	5
6		-	D10/3	35	GND			6
7		-	D10/6	34	\overline{RAS}	-	B13/4	7
8		-	D10/13	33	GND			8
9		-	D10/10	32	\overline{CAS}	-	D12/4	9
10	GND			31	GND			10
11		-	D9/2	30	GND			11
12		-	D9/5	29	$\overline{ColAddr}$	-	D9/1	12
13		-	D9/14	28	GND			13
14		-	D9/11	27	X Access H	-	A13/15	14
15	GND			26	GND			15
16		-	D10/2	25	GND			16
17		-	D10/5	24	\overline{rLoad}	-	A13/11	17
18		-	D9/14	23	GND			18
19	$\overline{BA15}$	-	D9/11	22	\overline{Write}	-	D11/4	19
20	GND			21	GND			20

Memorij Data Bus

CN2 & CN4

1	D4	-	A15/18	40	GND	
2		-	A15/16	39	D16	- C15/18
3		-	A15/14	28		- C15/16
4		-	A15/12	37		- C15/14
5	GND			36		- C15/12
6		-	A15/3	35	GND	
7		-	A15/5	34		- C15/3
8		-	A15/7	33		- C15/5
9		-	A15/9	32		- C15/7
10	GND			31		- C15/9
11		-	C15/18	30	GND	
12		-	C15/16	29		- D15/18
13		-	C15/14	28		- D15/16
14		-	C15/12	27		- D15/14
15	GND			26		- D15/12
16		-	D15/3	25	GND	
17		-	D15/5	24		- D15/3
18		-	D15/7	23		- D15/5
19	D15	-	D15/9	22		- D15/7
20	GND			21	D31	- D15/9

Data Bus Buffers



CN2/39	D16	2	220	18	O16/2
CN2/38	D17	4	C16	16	H16/2
CN2/37	D18	6		14	I16/2
CN2/36	D19	8		12	J16/2
CN2/34	D20	17	Neo	3	K16/2
CN2/33	D21	15		5	L16/2
CN2/32	D22	13		7	M16/2
CN2/31	D23	11		9	N16/2

1 | 19 | 11

18	LS244	2		O16/14
16	C15	4		H16/14
14		6		I16/14
12		8		J16/14
3		17		K16/14
5		15		L16/14
7		13		M16/14
9		11		N16/14

1 | 19

CN2/29	D24	2	220	18	O16/2
CN2/28	D25	4	D16	16	P16/2
CN2/27	D26	6		14	Q16/2
CN2/26	D27	8		12	R16/2
CN2/24	D28	17	Neo	3	S16/2
CN2/23	D29	15		5	T16/2
CN2/22	D30	13		7	U16/2
CN2/21	D31	11		9	V16/2


1 | 19 | 11

18	LS244	2		O16/14
16	D15	4		P16/14
14		6		Q16/14
12		8		R16/14
3		17		S16/14
5		15		T16/14
7		13		U16/14
9		11		V16/14

1 | 19


Address Multiplexer

multiplexed
Address




Address Buffers

Buffered
Select Address



1 Jan 83
ARB

Memory Control




CN1/3

CN1/2

D12


S138



CNI/32 CAS

D11

S138





CNI/32 write

1 Jan 82
KRO

Memory Drivers


(16)
G1-V1



G2-V2
(16)


E8

(16)
G7-V7



F8

G8-V8
(16)




3 Jan 83
ARD

BNH 4


(16)

G9-V9

E9



F9




G10-V10

(16)

(16)
G11-V11

E11



F11



Jumped to F9


G12-V12
(16)

3 Jan 83
ARD


BNH6

(16)
G13-V13

E14




F14



G14-V14
(16)

(16)
G15-V15



G16-V16
(16)

3 Jan 83
ABB

IC LOCATION INDEX

A 13 S32 35, 37

A 15 S244 35

A 16 8166 35

B 13 S138 37

B 15 S244 35

B 16 8166 35

C 13 S48 37

C 15 S244 35

C 16 8166 35

D 9 S158 36

D 10 S158 36

D 11 S138 37

D 12 S138 37

D 13 S48 37

D 15 S244 35

D 16 8166 35

E1	8166	38
E2	—	
E3	8166	38
E6	8166	38
E7	—	
E8	8166	38
E9	8166	39
E10	8164	36
E11	8166	39
E14	8166	39
E15	—	
E16	8166	39

F1	8166	40
F2	—	
F3	8166	40
F6	8166	40
F7	—	
F8	8166	40
F9	8166	41
F10	—	
F11	8166	41
F14	8166	41
F15	—	
F16	8166	41

G(1,16) - V(1,16) 4164 38, 39, 40, 41

3 Jan 83
ARD


Advanced
Micro
Devices

Am2960 Series Dynamic Memory Support Handbook

- Error Detection/Correction
- Refresh and Control
- Data and Address Interface



HIGH PERFORMANCE COMPUTER MEMORY



Am2960

Fast Error Detection and Correction for Memories

Corrects All Single-Bit Errors

Corrects all single bit errors. Detects all double and some triple bit errors.

Expandable

One Am2960 provides Error Detection and Correction for 16-bits. Two Am2960s handle 32 bits; four Am2960s handle 64 bits.

Fast

Worst case 32 nanoseconds for error detect and 65 nanoseconds for error correct (16 bits).

Latches Built-In

Check Bit, Data, and Diagnostic latches are built-in to save MSI.

Flexible

Can be used with Am2900-based designs, the AmZ8000 or other processors.

Diagnostics Built-In

Logic on-chip for device test and software-controlled diagnostics.

Increases Memory Reliability

And can significantly reduce field maintenance costs.

A Must for 64K RAMs

Alpha error rates are several times higher for 64K RAMs than 16Ks.

Also available as the AmZ8160 for AmZ8000 Systems

DISTINCTIVE CHARACTERISTICS

- **Boosts Memory Reliability**
Corrects all single bit errors. Reduces error rates increased more than 100 times.
- **Very High Speed**
Perfect for MOS memory frame systems.
 - Data in to error
 - Data in to correctHigh performance check-only mode
- **Replaces 25 to 50**
All necessary features in one chip, including diagnostics, data latches, and error correction.
- **Handles Data Word Widths**
The Am2960 EDC handles 16, 32, and 64 bits.
- **Easy Byte Operation**
Separate byte enable and data strobe and cuts the time to correct errors.
- **Diagnostics Built-In**
The processor monitors its own operation under software control to detect and report errors.

TABLE OF CONTENTS

FUNCTIONAL DESCRIPTION	
Block Diagram
Architecture
Pin Definitions
16-Bit Configuration
32-Bit Configuration
64-Bit Configuration
ELECTRICAL SPECIFICATIONS	
APPLICATIONS	
Byte Write
Diagnostics
Eight-Bit Data Word
Other Word Widths
Single Error Correction
Check Bit Correction
Multiple Errors
SYSTEM DESIGN CONSIDERATIONS	
High Performance Frame
EDC in the Data Path
Scrubbing Avoids Memory
Correction of Double
Error Logging and Parity
Reducing Check Bit
EDC Per Board vs. Parity

FUNCTIONAL EQUATION
Am2960 BOOSTS MEMORY

Also available
as the AmZ8160
for AmZ8000
Systems

Am2960 EDC

Cascadable 16-Bit Error Detection and Correction Unit

DISTINCTIVE CHARACTERISTICS

- **Boosts Memory Reliability**
Corrects all single-bit errors. Detects all double and some triple-bit errors. Reliability of dynamic RAM systems is increased more than 60-fold.
- **Very High Speed**
Perfect for MOS microprocessor, minicomputer, and main-frame systems.
 - Data in to error detect: 32ns worst case.
 - Data in to corrected data out: 65ns worst case.
 High performance systems can use the Am2960 EDC in check-only mode to avoid memory system slowdown.
- **Replaces 25 to 50 MSI chips**
All necessary features are built-in to the Am2960 EDC, including diagnostics, data in, data out, and check bit latches.
- **Handles Data Words From 8 to 64 Bits**
The Am2960 EDC cascades: 1 EDC for 8 or 16 bits, 2 for 32 bits, 4 for 64 bits.
- **Easy Byte Operations**
Separate byte enables on the data out latch simplify the steps and cuts the time required for byte writes.
- **Diagnostics Built-In**
The processor may completely exercise the EDC under software control to check for proper operation of the EDC.


GENERAL DESCRIPTION

The Am2960 Error Detection and Correction Unit (EDC) contains the logic necessary to generate check bits on a 16-bit data field according to a modified Hamming Code, and to correct the data word when check bits are supplied. Operating on data read from memory, the Am2960 will correct any single bit error and will detect all double and some triple bit errors. For 16-bit words, 6 check bits are used. The Am2960 is expandable to operate on 32-bit words (7 check bits) and 64-bit words (8 check bits). In all configurations, the device makes the error syndrome available on separate outputs for data logging.

The Am2960 also features two diagnostic modes, in which diagnostic data can be forced into portions of the chip to simplify device testing and to execute system diagnostic functions. The product is supplied in a 48 lead hermetic DIP package.

TABLE OF CONTENTS

FUNCTIONAL DESCRIPTION	
Block Diagram	8
Architecture	9
Pin Definitions	10
16-Bit Configuration	13
32-Bit Configuration	16
64-Bit Configuration	19
ELECTRICAL SPECIFICATIONS	
APPLICATIONS	
Byte Write	32
Diagnostics	32
Eight-Bit Data Word	32
Other Word Widths	32
Single Error Correction Only	32
Check Bit Correction	33
Multiple Errors	33
SYSTEM DESIGN CONSIDERATIONS	
High Performance Parallel Operation	35
EDC in the Data Path	35
Scrubbing Avoids Memory Errors	35
Correction of Double Bit Errors	35
Error Logging and Preventative Maintenance	36
Reducing Check Bit Overhead	37
EDC Per Board vs. EDC Per System	37
FUNCTIONAL EQUATIONS	33
Am2960 BOOSTS MEMORY RELIABILITY	43



MPR-729

EDC Architecture

The EDC Unit is a check bit generation and error detection logic.

As shown in the block diagram, the following:

- Data Input Latch
- Check Bit Input Latch
- Check Bit Generation
- Syndrome Generation
- Error Detection
- Error Correction
- Data Output Latch
- Diagnostic Latch
- Control Logic

Data Input Latch

16 bits of data are latched under control of the LE IN control mode the input data or error detection.

Check Bit Input Latch

Seven check bits are latched under control of the LE IN control mode the input data or error detection.

Check Bit Generation

This block generates the check bits from the data in the Data Input Latch according to a modified CRC algorithm.

Syndrome Generation

In both Error Detection and Error Correction mode, this block compares the newly generated syndrome bits with the syndrome bits from memory. If both syndrome bits are zero, no errors are present. If there is a non-zero syndrome, a check bit error is present.

The syndrome bits are used to generate sets of check bits.

EDC Architecture

The EDC Unit is a powerful 16-bit cascadable slice used for check bit generation, error detection, error correction and diagnostics.

As shown in the block diagram, the device consists of the following:

- Data Input Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Data Output Latch
- Diagnostic Latch
- Control Logic

Data Input Latch

16 bits of data are loaded from the bidirectional DATA lines under control of the Latch Enable input, LE IN. Depending on the control mode the input data is either used for check bit generation or error detection/correction.

Check Bit Input Latch

Seven check bits are loaded under control of LE IN. Check bits are used in the Error Detection and Error Correction modes.

Check Bit Generation Logic

This block generates the appropriate check bits for the 16 bits of data in the Data Input Latch. The check bits are generated according to a modified Hamming code.

Syndrome Generation Logic

In both Error Detection and Error Correction modes, this logic block compares the check bits read from memory against a newly generated set of check bits produced for the data read in from memory. If both sets of check bits match, then there are no errors. If there is a mismatch, then one or more of the data or check bits is in error.

The syndrome bits are produced by an exclusive-OR of the two sets of check bits. If the two sets of check bits are identical

(meaning there are no errors) the syndrome bits will be all zeroes. If there are errors, the syndrome bits can be decoded to determine the number of errors and the bit-in-error.

Error Detection Logic

This section decodes the syndrome bits generated by the Syndrome Generation Logic. If there are no errors in either the input data or check bits, the ERROR and MULT ERROR outputs remain HIGH. If one or more errors are detected, ERROR goes LOW. If two or more errors are detected, both ERROR and MULT ERROR go LOW.

Error Correction Logic

For single errors, the Error Correction Logic complements (corrects) the single data bit in error. This corrected data is loadable into the Data Output Latch, which can then be read onto the bidirectional data lines. If the single error is one of the check bits, the correction logic does not place corrected check bits on the syndrome/check bit outputs. If the corrected check bits are needed the EDC must be switched to Generate Mode.

Data Output Latch

The Data Output Latch is used for storing the result of an error correction operation. The latch is loaded from the correction logic under control of the Data Output Latch Enable, LE OUT. The Data Output Latch may also be loaded directly from the Data Input Latch under control of the PASS THRU control input.

The Data Output Latch is split into two 8-bit (byte) latches which may be enabled independently for reading onto the bidirectional data lines.

Diagnostic Latch

This is a 16-bit latch loadable from the bidirectional data lines under control of the Diagnostic Latch Enable, LE DIAG. The Diagnostic Latch contains check bit information in one byte and control information in the other byte. The Diagnostic Latch is used for driving the device when in Internal Control Mode, or for supplying check bits when in one of the Diagnostic Modes.

Control Logic

The control logic determines the specific mode the device operates in. Normally the control logic is driven by external control inputs. However, in Internal Control Mode, the control signals are instead read from the Diagnostic Latch.

PIN DEFINITIONS

DATA₀₋₁₅ 16 bidirectional data lines. They provide input to the Data Input Latch and Diagnostic Latch, and receive output from the Data Output Latch. DATA₀ is the least significant bit; DATA₁₅ the most significant.

CB₀₋₆ Seven Check Bit input lines. The check bit lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32 and 64-bit configurations.

LE IN Latch Enable – Data Input Latch. Controls latching of the input data. When HIGH the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.

GENERATE Generate Check Bits input. When this input is LOW the EDC is in the Check Bit Generate Mode. When HIGH the EDC is in the Detect Mode or Correct Mode.

In the Generate Mode the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs.

In the Detect or Correct Modes the EDC detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct Mode, single-bit errors are also automatically corrected – corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the bit-in-error.

SC₀₋₆ Syndrome/Check Bit outputs. These seven lines hold the check/partial-check bits when the EDC is in Generate Mode, and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct Modes. These are 3-state outputs.

OE SC Output Enable – Syndrome/Check Bits. When LOW, the 3-state output lines SC₀₋₆ are enabled. When HIGH, the SC outputs are in the high impedance state.

ERROR Error Detected output. When the EDC is in Detect or Correct Mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate Mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be externally implemented.)

MULT ERROR Multiple Errors Detected output. When the EDC is in Detect or Correct Mode, this output if LOW indicates that there are two or more bit errors that have been detected. If HIGH this indicates that either one or no errors have been detected.

Generate mode, MULT ERROR is forced HIGH. (In a 64-bit configuration, MULT ERROR must be externally implemented.)

CORRECT Correct input. When HIGH this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it onto the Data Output Latch. When LOW the EDC will drive data directly from the Data Input Latch to the Data Output Latch without correction.

LE OUT Latch Enable – Data Output Latch. Controls the latching of the Data Output Latch. When LOW the Data Output Latch is latched to its previous state. When HIGH the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are unspecified if the EDC is in Generate Mode.

OE BYTE 0, OE BYTE 1 Output Enable – Bytes 0 and 1, Data Output Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW these lines enable the Data Output Latch and when HIGH these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output Latch at a time.

PASS THRU Pass Thru input. This line when HIGH forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SC₀₋₆) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch.

DIAG MODE₀₋₁ Diagnostic Mode Select. These two lines control the initialization and diagnostic operation of the EDC.

CODE ID₀₋₂ Code Identification inputs. These three bits identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDC is processing. The three allowable data word sizes are 16, 32 and 64 bits and their respective modified Hamming codes are designated 16/22, 32/39 and 64/72. Special CODE ID input 001 (ID₂, ID₁, ID₀) is also used to instruct the EDC that the signals CODE ID₀₋₂, DIAG MODE₀₋₁, CORRECT and PASS THRU are to be taken from the Diagnostic Latch, rather than from the input control lines.

LE DIAG Latch Enable – Diagnostic Latch. When HIGH the Diagnostic Latch follows the 16-bit data on the input lines. When LOW the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits, and internal control signals for CODE ID₀₋₂, DIAG MODE₀₋₁, CORRECT and PASS THRU.

FUNCTIONAL DES

The EDC contains the 16-bit data field according to data read from error, and will detect Am2960 may be configured with 6 check bits), 32-bit data words (with 8 check bits) and 64-bit data words (with 16 check bits). The device makes the error outputs for error data.

Code and Byte Spe

The EDC may be configured differently in each mode. The device what size of data word it is processing. The CODE ID₀₋₂, as shown in Table 1, referred to in Table 1.

- 16/22 – 16
- 6 c
- 22
- 32/39 code – 32
- 7 c
- 39
- 64/72 code – 64
- 8 c
- 72

CODE ID input 001 (operate the device in this section).

DIAG MODE
0
0
1
1

FUNCTIONAL DESCRIPTION

The EDC contains the logic necessary to generate check bits on a 16-bit data field according to a modified Hamming code. Operating on data read from memory, the EDC will correct any single-bit error, and will detect all double and some triple-bit errors. The Am2960 may be configured to operate on 16-bit data words (with 6 check bits), 32-bit data words (with 7 check bits) and 64-bit data words (with 8 check bits). In fact the EDC can be configured to work on data words from 8 to 64 bits. In all configurations, the device makes the error syndrome bits available on separate outputs for error data logging.

Code and Byte Specification

The EDC may be configured in several different ways and operates differently in each configuration. It is necessary to indicate to the device what size data word is involved and which bytes of the data word it is processing. This is done with input lines CODE ID₀₋₂, as shown in Table I. The three modified Hamming codes referred to in Table I are:

- 16/22
 - 16 data bits
 - 6 check bits
 - 22 bits in total.
- 32/39 code
 - 32 data bits
 - 7 check bits
 - 39 bits in total.
- 64/72 code
 - 64 data bits
 - 8 check bits
 - 72 bits in total.

CODE ID input 001 (ID₂, ID₁, ID₀) is a special code used to operate the device in Internal Control Mode (described later in this section).

Control Mode Selection

The device control lines are GENERATE, CORRECT, PASS THRU, DIAG MODE₀₋₁ and CODE ID₀₋₂. Table III indicates the operating modes selected by various combinations of the control line inputs.

Diagnostics

Table II shows specifically how DIAG MODE₀₋₁ select between normal operation, initialization and one of two diagnostic modes.

The Diagnostic Modes allow the user to operate the EDC under software control in order to verify proper functioning of the device.

Check and Syndrome Bit Labeling

The check bits generated in the EDC are designated as follows:

- 16-bit configuration - CX C0, C1, C2, C4, C8;
- 32-bit configuration - CX, C0, C1, C2, C4, C8, C16;
- 64-bit configuration - CX, C0, C1, C2, C4, C8, C16, C32.

Syndrome bits are similarly labeled SX through S32. There are only 6 syndrome bits in the 16-bit configuration, 7 for 32 bits and 8 syndrome bits in the 64-bit configuration.

Initialize Mode

The inputs of the Data Output Latch are forced to zeroes. The check bit outputs (SC) are generated to correspond to the all-zero data. ERROR and MULT ERROR are forced HIGH in the Initialize Mode.

Initialize Mode is useful after power up when RAM contents are random. The EDC may be placed in initialize mode and its outputs written in to all memory locations by the processor.

TABLE I. HAMMING CODE AND SLICE IDENTIFICATION.

CODE ID ₂	CODE ID ₁	CODE ID ₀	Hamming Code and Slice Selected
0	0	0	Code 16/22
0	0	1	Internal Control Mode
0	1	0	Code 32/39, Bytes 0 and 1
0	1	1	Code 32/39, Bytes 2 and 3
1	0	0	Code 64/72, Bytes 0 and 1
1	0	1	Code 64/72, Bytes 2 and 3
1	1	0	Code 64/72, Bytes 4 and 5
1	1	1	Code 64/72, Bytes 6 and 7

TABLE II. DIAGNOSTIC MODE CONTROL.

DIAG MODE ₁	DIAG MODE ₀	Diagnostic Mode Selected
0	0	Non-diagnostic mode. The EDC functions normally in all modes.
0	1	Diagnostic Generate. The contents of the Diagnostic Latch are substituted for the normally generated check bits when in the Generate Mode. The EDC functions normally in the Detect or Correct modes.
1	0	Diagnostic Detect/Correct. In the Detect or Correct Mode, the contents of the Diagnostic Latch are substituted for the check bits normally read from the Check Bit Input Latch. The EDC functions normally in the Generate Mode.
1	1	Initialize. The outputs of the Data Input Latch are forced to zeroes (and latched upon removal of the Initialize Mode) and the check bits generated correspond to the all-zero data.

HAMMING CODE SELECTION

The Am2960 EDC uses a modified Hamming Code that allows 1) the EDC to be cascaded, 2) all double errors to be detected, 3) the gross error conditions of all 0s or 1s to be detected.

The error correction code can be selected independent of the processor with the exception of diagnostics software.

Diagnostic software run by a processor to checkout the EDC system must know specifically which code is being used. This is only a problem when the EDC replaces an existing MSI im-

plementation on an existing computer. In this case, the computer's software must first determine which of two codes (the old one used by the MSI implementation or the new one used by the EDC) is used by the computer's memory system.

This is easily determined by writing a test data word into memory and then examining whether the generated check bits are typical of the old or the new code. From then on the software runs only the diagnostic appropriate for the code used on that particular computer's memory system.

TABLE III. Am2960 OPERATING MODES

Operating Mode	Diagnostic Mode**		GENERATE	
	DM ₁	DM ₀	0	1
Normal	0	0	Generate	Correct*
Diagnostic Generate	0	1	Diagnostic Generate	Correct*
Diagnostic Correct	1	0	Generate	Diagnostic Correct*
Initialize	1	1	Initialize	Initialize
Pass Thru	When PASS THRU is asserted the Operating Mode is defaulted to the Pass Thru Mode.			

*Correct if the CORRECT Input is HIGH, Detect if the CORRECT Input is LOW.

**In Code ID₂₋₀ 001 (ID₂, ID₁, ID₀) DM₁ and DM₀ are taken from the Diagnostic Latch.

**FUNCTIONAL DESC
16-BIT DATA WORD**

The 16-bit format con- referred to as 16/22 o

The 16-bit configurati

Generate Mode

In this mode check bit contents of the Data I placed on the outputs

Check bits are generat Details of the code for IV. Each check bit is eight of the 16 data function results in an parity check bit.

Figure 1 shows the da

Detect Mode

In this mode the devic Latch against the CH single-bit errors, all do one or more errors ar more errors are detect indicators are HIGH if

Also available on dev generated by the error decoded to determine errors, which of the da chart for decoding the configuration (as an S2/S4/S8 were 10100 there is a single-bit er syndrome bits will all

In Detect Mode, the c directly to the inputs of



FUNCTIONAL DESCRIPTION – 16-BIT DATA WORD CONFIGURATION

The 16-bit format consists of 16 data bits, 6 check bits and is referred to as 16/22 code (see Figure 5.)

The 16-bit configuration is shown in Figure 6.

Generate Mode

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated are placed on the outputs SC_{0-5} (SC_6 is a logical one, or high).

Check bits are generated according to a modified Hamming code. Details of the code for check bit generation are contained in Table IV. Each check bit is generated as either an XOR or XNOR of eight of the 16 data bits as indicated in the table. The XOR function results in an even parity check bit, the XNOR is an odd parity check bit.

Figure 1 shows the data flow in the Generate Mode.

Detect Mode

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, \overline{ERROR} goes LOW. If two or more errors are detected, $\overline{MULT ERROR}$ goes LOW. Both error indicators are HIGH if there are no errors.

Also available on device outputs SC_{0-5} are the syndrome bits generated by the error detection step. The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error. Table V gives the chart for decoding the syndrome bits generated by the 16-bit configuration (as an example, if the syndrome bits $SX/S_0/S_1/S_2/S_4/S_8$ were 101001 this would be decoded to indicate that there is a single-bit error at data bit 9). If no error is detected the syndrome bits will all be zeroes.

In Detect Mode, the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without correction.

Correct Mode

In this mode, the EDC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. (see Figure 2.) If multiple errors are detected, the output of the correction network is unspecified. If the single-bit error is a check bit there is no automatic correction. If check bit correction is desired, this can be done by placing the device in Generate Mode to produce a correct check bit sequence for the data in the Data Input Latch.

Pass Thru Mode

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch and the contents of the Check Bit Input Latch are placed on outputs SC_{0-5} . \overline{ERROR} and $\overline{MULT ERROR}$ are forced HIGH in this mode.

Diagnostic Latch

The Diagnostic Latch serves both for diagnostic uses and internal control uses. It is loaded from the DATA lines under the control of LE DIAG. Table VI shows the loading definitions for the DATA lines.

Diagnostic Generate Diagnostic Detect Diagnostic Correct

These are special diagnostic modes selected by $DIAG MODE_{0-1}$ where either normal check bit inputs or outputs are substituted for by check bits loaded into the Diagnostic Latch. See Table III for details. Figures 3 and 4 illustrate the flow of data during the two diagnostic modes.

Internal Control Mode

This mode is selected by $CODE ID_{0-2}$ input 001 (ID_2, ID_1, ID_0).

When in Internal Control Mode, the EDC takes the $CODE ID_{0-2}$, $DIAG MODE_{0-1}$, $\overline{CORRECT}$ and $\overline{PASS THRU}$ control signals from the internal Diagnostic Latch rather than from the external input lines.

Table VI gives the format for loading the Diagnostic Latch.




Figure 1. Check Bit Generation




Figure 2. Error Detection and Correction




Figure 3. Diagnostic Check Bit Generation





Figure 4. Diagnostic Detect and Correct



Uses M
- 16 d
- 6 ch
- 22 b

Figure


Gen
C
I

The ch

TABLE

SX	Syndrome Bits		S8 S4 S2
	S0	S1	
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

* - no errors detected
Number - the location
T - two errors detected
M - three or more errors



Uses Modified Hamming Code 16/22
 - 16 data bits
 - 6 check bits
 - 22 bits in total

Figure 5. 16-Bit Data Format




Figure 6. 16-Bit Configuration

TABLE IV. 16-BIT MODIFIED HAMMING CODE - CHECK BIT ENCODE CHART.

Generated Check Bits	Parity	Participating Data Bits															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CX	Even (XOR)		X	X	X		X			X	X		X			X	
C0	Even (XOR)	X	X	X		X		X		X		X		X			
C1	Odd (XNOR)	X			X	X		X		X	X			X		X	
C2	Odd (XNOR)	X	X				X	X	X			X	X	X			
C4	Even (XOR)			X	X	X	X	X	X						X	X	
C8	Even (XOR)									X	X	X	X	X	X	X	

The check bit is generated as either an XOR or XNOR of the eight data bits noted by an "X" in the table.

TABLE V. SYNDROME DECODE TO BIT-IN-ERROR.

Syndrom Bits	S8	S4	S2	SX	S0	S1	S8	S4	S2	SX	S0	S1
	0	1	0	1	0	1	0	1	0	1	0	1
	0	0	1	1	0	0	1	1	0	0	1	1
	0	0	0	0	1	1	1	1	1	1	1	1
	*	C8	C4	T	C2	T	T	T	M			
	C1	T	T	15	T	13	7	T				
	C0	T	T	M	T	12	6	T				
	T	10	4	T	0	T	T	M				
	CX	T	T	14	T	11	5	T				
	T	9	3	T	M	T	T	M				
	T	8	2	T	1	T	T	M				
	M	T	T	M	T	M	M	T				

* - no errors detected

Number - the location of the single bit-in-error

T - two errors detected

M - three or more errors detected

TABLE VI. DIAGNOSTIC LATCH LOADING - 16-BIT FORMAT.

Data Bit	Internal Function
0	Diagnostic Check Bit X
1	Diagnostic Check Bit 0
2	Diagnostic Check Bit 1
3	Diagnostic Check Bit 2
4	Diagnostic Check Bit 4
5	Diagnostic Check Bit 8
6, 7	Don't Care
8	CODE ID 0
9	CODE ID 1
10	CODE ID 2
11	DIAG MODE 0
12	DIAG MODE 1
13	CORRECT
14	PASS THRU
15	Don't Care

**FUNCTIONAL DESCRIPTION –
32-BIT DATA WORD CONFIGURATION**

The 32-bit format consists of 32 data bits, 7 check bits and is referred to as 32/39 code (see Figure 7).

The 32-bit configuration is shown in Figure 8.

The upper EDC (Slice 0/1) handles the least significant bytes 0 and 1 – the external DATA lines 0 to 15 are connected to the same numbered inputs of the upper device. The lower EDC (Slice 2/3) handles the most significant bytes 2 and 3 – the external DATA lines for bits 16 to 31 are connected to inputs DATA₀ through DATA₁₅ respectively.

The valid syndrome and check bit outputs are those of Slice 2/3 as shown in the diagram. In Correct Mode these must be read into Slice 0/1 via the CB inputs and are selected by the MUX as inputs to the bit-in-error decoder (see block diagram), thus requiring external buffering and output enabling of the check bit lines as shown. The \overline{OE} SC signal can be used to control enabling of check bit inputs – when syndrome outputs are enabled, the external check bit inputs will be disabled.

The valid \overline{ERROR} and $\overline{MULT ERROR}$ outputs are those of the Slice 2/3. The \overline{ERROR} and $\overline{MULT ERROR}$ outputs of Slice 0/1 are unspecified. All of the latch enables and control signals must be input to both of the devices.

Generate Mode

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated are placed on the outputs SC₀₋₆ of Slice 2/3.

Check bits are generated according to a modified Hamming code. Details of the code for check bit generation are contained in Table X. Check bits are generated as either an XOR or XNOR of 16 of the 32 data bits as indicated in the table. The XOR function results in an even parity check bit, the XNOR in an odd parity check bit.

Detect Mode

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, \overline{ERROR} goes LOW. If two or more errors are detected, $\overline{MULT ERROR}$ goes LOW. Both error indicators are HIGH if there are no errors. The valid \overline{ERROR} and $\overline{MULT ERROR}$ signals are those of Slice 2/3 – those of Slice 0/1 are undefined.

Also available on Slice 2/3 outputs SC₀₋₆ are the syndrome bits generated by the error detection step. The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error. Table VII gives the chart for decoding the syndrome bits generated for the 32-bit configuration (as an example, if the syndrome bits SX/S0/S1/S2/S4/S8/S16 were 0010011 this would be decoded to indicate that there is a single-bit error at data bit 25). If no error is detected the syndrome bits will be all zeroes.

In Detect Mode, the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without corrections.

Correct Mode

In this mode, the EDC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. If multiple errors are detected, the output of the correction network is unspecified. If the single-bit error is a check bit there is no automatic correction – if desired this would be done by placing the device in Generate Mode to produce a correct check bit sequence for the data in the Data Input Latch.

For data correction, both Slices 0/1 and 2/3 require access to the syndrome bits on Slice 2/3's outputs SC₀₋₆. Slice 2/3 has access to these syndrome bits through internal data paths, but for Slice 0/1 they must be read through the inputs CB₀₋₆. The device connections for this are shown in Figure 8. When in Correct Mode the SC outputs must be enabled so that they are available for reading in through the CB inputs.

Pass Thru Mode

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch and the contents of the Check Bit Input Latch are placed on outputs SC₀₋₆ of Slice 2/3. \overline{ERROR} and $\overline{MULT ERROR}$ are forced HIGH in this mode.

TABLE VII. SYNDROME DECODE TO BIT-IN-ERROR.

Syndrome Bits				S16	S8	S4									
SX	S0	S1	S2	0	1	0	1	0	1	0	1	0	1	0	1
0	0	0	0	*	C16	C8	T	C4	T	T	30				
0	0	0	1	C2	T	T	27	T	5	M	T				
0	0	1	0	C1	T	T	25	T	3	15	T				
0	0	1	1	T	M	13	T	23	T	T	M				
0	1	0	0	C0	T	T	24	T	2	M	T				
0	1	0	1	T	1	12	T	22	T	T	M				
0	1	1	0	T	M	10	T	20	T	T	M				
0	1	1	1	16	T	T	M	T	M	M	T				
1	0	0	0	CX	T	T	M	T	M	14	T				
1	0	0	1	T	M	11	T	21	T	T	M				
1	0	1	0	T	M	9	T	19	T	T	31				
1	0	1	1	M	T	T	29	T	7	M	T				
1	1	0	0	T	M	8	T	18	T	T	M				
1	1	0	1	17	T	T	28	T	6	M	T				
1	1	1	0	M	T	T	26	T	4	M	T				
1	1	1	1	T	0	M	T	M	T	T	M				

* – no errors detected
 Numbers – number of the single bit-in-error
 T – two errors detected
 M – three or more errors detected

Uses Modified Hamming Code 32/39
 – 32 data bits
 – 7 check bits
 – 39 bits in total





Figure 7. 32-Bit Data Format

MPR-732



*Check Bit Latch is Forced Transparent in this Code ID Combination for this Slice.

Figure 8. 32-Bit Configuration

TABLE VIII. KEY AC CALCULATIONS FOR THE 32-BIT CONFIGURATION

32-Bit Propagation Delay		Component Delay from Am2960 AC Specifications, Table C
From	To	
DATA	Check Bits Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA In	Corrected DATA Out	(DATA to SC) + (CB to SC, CODE ID 011) + (CB to DATA, CODE ID 010)
DATA	Syndromes Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	ERROR for 32 Bits	(DATA to SC) + (CB to ERROR, CODE ID 011)
DATA	MULT ERROR for 32 Bits	(DATA to SC) + (CB to MULT ERROR, CODE ID 011)

35+28 = 63
 35+28+45 = 108
 35+28 = 63
 35+29 = 64
 35+47 = 92

TABLE IX. DIAGNOSTIC LATCH LOADING – 32-BIT FORMAT.

Data Bit	Internal Function
0	Diagnostic Check Bit X
1	Diagnostic Check Bit 0
2	Diagnostic Check Bit 1
3	Diagnostic Check Bit 2
4	Diagnostic Check Bit 4
5	Diagnostic Check Bit 8
6	Diagnostic Check Bit 16
7	Don't Care
8	Slice 0/1 – CODE ID 0
9	Slice 0/1 – CODE ID 1
10	Slice 0/1 – CODE ID 2
11	Slice 0/1 – DIAG MODE 0
12	Slice 0/1 – DIAG MODE 1
13	Slice 0/1 – CORRECT
14	Slice 0/1 – PASS THRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 – CODE ID 0
25	Slice 2/3 – CODE ID 1
26	Slice 2/3 – CODE ID 2
27	Slice 2/3 – DIAG MODE 0
28	Slice 2/3 – DIAG MODE 1
29	Slice 2/3 – CORRECT
30	Slice 2/3 – PASS THRU
31	Don't Care

TABLE X. 32-BIT MODIFIED HAMMING CODE – CHECK BIT ENCODE CHART.

Generated Check Bits	Parity	Participating Data Bits															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CX	Even (XOR)	X				X	X	X	X	X	X	X				X	
C0	Even (XOR)	X	X	X		X	X		X	X		X					
C1	Odd (XNOR)	X		X	X		X		X	X		X	X		X	X	
C2	Odd (XNOR)	X	X			X	X	X				X	X	X			
C4	Even (XOR)		X	X	X	X	X	X								X	X
C8	Even (XOR)									X	X	X	X	X	X	X	X
C16	Even (XOR)	X	X	X	X	X	X	X									

Generated Check Bits	Parity	Participating Data Bits															
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
CX	Even (XOR)	X	X	X		X					X		X	X	X		
C0	Even (XOR)	X	X	X		X	X		X	X		X					
C1	Odd (XNOR)	X		X	X		X		X	X		X	X		X	X	
C2	Odd (XNOR)	X	X			X	X	X				X	X	X			
C4	Even (XOR)		X	X	X	X	X	X							X	X	
C8	Even (XOR)									X	X	X	X	X	X	X	
C16	Even (XOR)									X	X	X	X	X	X	X	

The check bit is generated as either an XOR or XNOR of the sixteen data bits noted by an "X" in the table.

**FUNCTIONAL DESCRIPTION
64-BIT DATA WORD**

The 64-bit format code is referred to as 64/72 code.

The configuration to provide error detection is implemented in this configuration. A parity correction the syndrome four EDCs through the buffering shown in the OE SC signal can code drome bit outputs are be disabled so that the inputs.

The error detection signal the 16 and 32-bit configurations same: it is LOW if one errors are detected. The only if a double-bit error the MULT ERROR output ERROR is LOW for all ERROR combination (Equations section.) If detected.

This is a different mode configurations.

Generate Mode

In this mode check bit contents of the Data appear at the outputs of

Check bits are generated. Details of the code for XII. Check bits are generated of the 64 bits as indicated results in an even parity check bit.

Detect Mode

In this mode the device Latch against the Check single-bit errors, all do one or more errors are two errors are detected more errors are detected ERROR output of any

Available as XOR gate (see Figure 10). The mine if a bit error was of the data or check for encoding the syndrome (as an example)

BYTE 7

FUNCTIONAL DESCRIPTION – 64-BIT DATA WORD CONFIGURATION

The 64-bit format consists of 64 data bits, 8 check bits and is referred to as 64/72 code (see Figure 9.).

The configuration to process 64-bit format is shown in Figure 6. In this configuration a portion of the syndrome generation and error detection is implemented externally of the EDCs in MSI. For error correction the syndrome bits generated must be read back into all four EDCs through the CB inputs. This necessitates the check bit buffering shown in the connection diagram of Figure 10. The OE SC signal can control the check bit enabling – when syndrome bit outputs are enabled the external check bit lines will be disabled so that the syndrome bits may be read onto the CB inputs.

The error detection signals for the 64-bit configuration differ from the 16 and 32-bit configurations. The ERROR signal functions the same: it is LOW if one or more errors are detected, and HIGH if no errors are detected. The DOUBLE ERROR signal is HIGH if and only if a double-bit error is detected – it is LOW otherwise. All of the MULT ERROR outputs of the four devices are valid. MULT ERROR is LOW for all three ERROR cases and some DOUBLE ERROR combinations. (See TOME definition in Functional Equations section.) It is HIGH if either zero or one errors are detected.

This is a different meaning for MULT ERROR than in other configurations.

Generate Mode

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated appear at the outputs of the XOR gates as indicated in Figure 10.

Check bits are generated according to a modified Hamming code. Details of the code for check bit generation are contained in Table XII. Check bits are generated as either an XOR or XNOR of 32 of the 64 bits as indicated in the table. The XOR function results in an even parity check bit, the XNOR in an odd parity check bit.

Detect Mode

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, ERROR goes LOW. If exactly two errors are detected, DOUBLE ERROR goes HIGH. If three or more errors are detected, MULT ERROR goes LOW – the MULT ERROR output of any of the four EDCs may be used.

Available as XOR gate outputs are the generated syndrome bits (see Figure 10). The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error. Table XIII gives the chart for encoding the syndrome bits generated for the 64-bit configuration (as an example, if the syndrome bits SX/S1/S2/S4/S8/

S16/S32 were 00100101 this would be decoded to indicate that there is a single-bit error at data bit 41). If no error is detected the syndrome bits will all be zeroes.

In Detect Mode the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without corrections.

Correct Mode

In this mode, the EDC functions the same as in Detect Mode except that the correction network is allowed to correct (complete) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. If multiple errors are detected, the output of the correction network is unspecified. If the single bit error is a check bit there is no automatic correction. Check bit correction can be done by placing the device in generate mode to produce a correct check bit sequence for the data in the Data Input Latch.

To perform the correction step, all four slices require access to the syndrome bits which are generated externally of the devices. This access is provided by reading the syndrome bits in through the CB inputs where they are selected as inputs to the bit-in-error decoder by the multiplexer (see block diagram). The device connections for this are shown in Figure 10. When in Correct Mode the SC outputs must be enabled so that the syndrome bits are available at the CB inputs.

Pass Thru Mode

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch, and the contents of the Check Bit Input Latch are passed through the external XOR network and appear inverted at the XOR gate outputs labeled CX to C32 (see Figure 10).

Diagnostic Latch

The Diagnostic Latch serves both for diagnostic uses and internal control uses. It is loaded from the DATA lines under the control of LE DIAG. Table XIV shows the loading definitions for the DATA lines.


Diagnostic Generate Diagnostic Detect Diagnostic Correct

These are special diagnostic modes selected by DIAG MODE₀₋₁ where either normal check bit inputs or outputs are substituted for by check bits from the Diagnostic Latch. See Table II for details.

Internal Control Mode

This mode is selected by CODE ID₀₋₂, input 001 (ID₂, ID₁, ID₀).

When in Internal Control Mode the EDC takes the CODE ID₀₋₂, DIAG MODE₀₋₁, CORRECT and PASS THRU signals from the internal Diagnostic Latch rather than from the external control lines. Table XIV gives format for loading the Diagnostic Latch.




Uses Modified Hamming Code 64/72

- 64 data bits
- 8 check bits
- 72 bits in total

Figure 9. 64-Bit Data Format

MPR-734



Notes: 1. In Pass Thru Mode the Contents of the Check Latch Appear on the XOR Outputs Inverted.
 2. In Diagnostic Generate Mode the Contents of the Diagnostic Latch Appear on the XOR Outputs Inverted.

Figure 10. Am2960 - 64-Bit Data Configuration

TABLE

From	Prop
DATA	C
DATA In	C
DATA	S
DATA	E
DATA	M
DATA	D

TABLE XI. KEY AC CALCULATIONS FOR THE 64-BIT CONFIGURATION

64-Bit Propagation Delay		Component Delays from Am2960 AC Specifications, Table C (plus MSI)
From	To	
DATA	Check Bits Out	(DATA to SC) + (XOR Delay)
DATA In	Corrected DATA Out	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to DATA, CODE ID 1xx)
DATA	Syndromes	(DATA to SC) + (XOR Delay)
DATA	$\overline{\text{ERROR}}$ for 64 Bits	(DATA to SC) + (XOR Delay) + (NOR Delay)
DATA	$\overline{\text{MULT ERROR}}$ for 64 Bits	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to MULT ERROR, CODE ID 1xx)
DATA	DOUBLE ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (XOR/NOR Delay)

TABLE XII. 64-BIT MODIFIED HAMMING CODE – CHECK BIT ENCODE

Generated Check Bits	Parity	Participating Data Bits																
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
CX	Even (XOR)		X	X	X	X		X		X	X	X	X		X		X	
C0	Even (XOR)	X	X	X		X		X	X		X	X	X		X		X	
C1	Odd (XNOR)	X			X		X	X	X		X	X			X	X	X	
C2	Odd (XNOR)	X	X				X	X	X			X		X	X			
C4	Even (XOR)			X	X		X	X	X	X					X	X	X	X
C8	Even (XOR)										X	X	X	X	X	X	X	X
C16	Even (XOR)	X	X	X	X		X	X	X	X								
C32	Even (XOR)	X	X	X	X	X	X	X	X									

Generated Check Bits	Parity	Participating Data Bits																
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
CX	Even (XOR)		X	X	X	X		X	X		X	X	X	X		X		X
C0	Even (XOR)	X	X	X		X		X	X		X	X	X		X		X	
C1	Odd (XNOR)	X			X		X	X	X		X	X			X	X	X	
C2	Odd (XNOR)	X	X				X	X	X			X		X	X			
C4	Even (XOR)			X	X		X	X	X	X					X	X	X	X
C8	Even (XOR)										X	X	X	X	X	X	X	X
C16	Even (XOR)										X	X	X	X	X	X	X	X
C32	Even (XOR)										X	X	X	X	X	X	X	X

Generated Check Bits	Parity	Participating Data Bits																
		32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	
CX	Even (XOR)	X				X		X	X	X			X		X	X	X	
C0	Even (XOR)	X	X	X		X		X		X		X		X		X		
C1	Odd (XNOR)	X			X		X		X		X	X		X	X	X		
C2	Odd (XNOR)	X	X				X	X	X			X		X	X			
C4	Even (XOR)			X	X		X	X	X	X					X	X	X	X
C8	Even (XOR)										X	X	X	X	X	X	X	X
C16	Even (XOR)	X	X	X	X		X	X	X	X					X	X	X	X
C32	Even (XOR)	X	X	X	X	X	X	X	X					X	X	X	X	

Generated Check Bits	Parity	Participating Data Bits																
		48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	
CX	Even (XOR)	X				X		X	X	X			X		X	X	X	
C0	Even (XOR)	X	X	X		X		X		X		X		X		X		
C1	Odd (XNOR)	X			X		X		X		X	X		X	X	X		
C2	Odd (XNOR)	X	X				X	X	X			X		X	X			
C4	Even (XOR)			X	X		X	X	X	X					X	X	X	X
C8	Even (XOR)										X	X	X	X	X	X	X	X
C16	Even (XOR)	X	X	X	X		X	X	X	X					X	X	X	X
C32	Even (XOR)	X	X	X	X	X	X	X	X					X	X	X	X	

The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an "X" in the table.

Syndrome Bits	
SX	S0
0	0
0	0
0	0
0	0
0	1
0	1
0	1
1	0
1	0
1	0
1	0
1	1
1	1
1	1
1	1

* - no errors
Number - the

Data Bit
0
1
2
3
4
5
6, 7
8
9
10
11
12
13
14
15
16-23
24
25
26
27
28
29
30

TABLE XIII. SYNDROME DECODE TO BIT-IN-ERROR.

Syndrome Bits				S32	S16	S8	S4																
SX	S0	S1	S2	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1				
0	0	0	0	*	C32	C16	T	C8	T	T	M	C4	T	T	M	T	46	62	T				
0	0	0	1	C2	T	T	M	T	43	59	T	T	53	37	T	M	T	T	M				
0	0	1	0	C1	T	T	M	T	41	57	T	T	51	35	T	15	T	T	31				
0	0	1	1	T	M	M	T	13	T	T	29	23	T	T	7	T	M	M	T				
0	1	0	0	C0	T	T	M	T	40	56	T	T	50	34	T	M	T	T	M				
0	1	0	1	T	49	33	T	12	T	T	28	22	T	T	6	T	M	M	T				
0	1	1	0	T	M	M	T	10	T	T	26	20	T	T	4	T	M	M	T				
0	1	1	1	16	T	T	0	T	M	M	T	T	M	M	T	M	T	T	M				
1	0	0	0	CX	T	T	M	T	M	M	T	T	M	M	T	14	T	T	30				
1	0	0	1	T	M	M	T	11	T	T	27	21	T	T	5	T	M	M	T				
1	0	1	0	T	M	M	T	9	T	T	25	19	T	T	3	T	47	63	T				
1	0	1	1	M	T	T	M	T	45	61	T	T	55	39	T	M	T	T	M				
1	1	0	0	T	M	M	T	8	T	T	24	18	T	T	2	T	M	M	T				
1	1	0	1	17	T	T	1	T	44	60	T	T	54	38	T	M	T	T	M				
1	1	1	0	M	T	T	M	T	42	58	T	T	52	36	T	M	T	T	M				
1	1	1	1	T	48	32	T	M	T	T	M	M	T	T	M	T	M	M	T				

* - no errors detected

Number - the number of the single bit-in-error

T - two errors detected

M - more than two errors detected

TABLE XIV. DIAGNOSTIC LATCH LOADING - 64-BIT FORMAT.

Data Bit	Internal Function	Data Bit	Internal Function
0	Diagnostic Check Bit X	31	Don't Care
1	Diagnostic Check Bit 0	32-37	Don't Care
2	Diagnostic Check Bit 1	38	Diagnostic Check Bit 16
3	Diagnostic Check Bit 2	39	Don't Care
4	Diagnostic Check Bit 4	40	Slice 4/5 - CODE ID 0
5	Diagnostic Check Bit 8	41	Slice 4/5 - CODE ID 1
6, 7	Don't Care	42	Slice 4/5 - CODE ID 2
8	Slice 0/1 - CODE ID 0	43	Slice 4/5 - DIAG MODE 0
9	Slice 0/1 - CODE ID 1	44	Slice 4/5 - DIAG MODE 1
10	Slice 0/1 - CODE ID 2	45	Slice 4/5 - CORRECT
11	Slice 0/1 - DIAG MODE 0	46	Slice 4/5 - PASS THRU
12	Slice 0/1 - DIAG MODE 1	47	Don't Care
13	Slice 0/1 - CORRECT	48-54	Don't Care
14	Slice 0/1 - PASS THRU	55	Diagnostic Check Bit 32
15	Don't Care	56	Slice 6/7 - CODE ID 0
16-23	Don't Care	57	Slice 6/7 - CODE ID 1
24	Slice 2/3 - CODE ID 0	58	Slice 6/7 - CODE ID 2
25	Slice 2/3 - CODE ID 1	59	Slice 6/7 - DIAG MODE 0
26	Slice 2/3 - CODE ID 2	60	Slice 6/7 - DIAG MODE 1
27	Slice 2/3 - DIAG MODE 0	61	Slice 6/7 - CORRECT
28	Slice 2/3 - DIAG MODE 1	62	Slice 6/7 - PASS THRU
29	Slice 2/3 - CORRECT	63	Don't Care
30	Slice 2/3 - PASS THRU		

Am2960

MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65 to +150°C
Temperature (Case) Under Bias	-55 to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs for high Output State	-0.5V to V_{CC} max.
DC Input Voltage	-0.5 to +5.5V
DC Output Current, Into Outputs	30mA
DC Input Current	-30 to +5.0 mA

OPERATING RANGE

P/N	Range	Temperature	V_{CC}
Am2960DC, XC	COM'L	$T_A = 0$ to +70°C	$V_{CC} = 5.0V \pm 5\%$ (MIN = 4.75V, MAX = 5.25V)
Am2960DM, FM, XM	MIL	$T_C = -55$ to +125°C	$V_{CC} = 5.0V \pm 10\%$ (MIN = 4.50V, MAX = 5.50V)

DC CHARACTERISTICS

Parameters	Description	Test Conditions (Note 1)	Min	Typ (Note 2)	Max	Units	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{MIN}$, $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -0.8\text{mA}$	COM'L 2.7 MIL 2.4		Volts	
V_{OL}	Output LOW Voltage	$V_{CC} = \text{MIN}$, $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 8\text{mA}$		0.5	Volts	
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 7)		2.0		Volts	
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 7)			0.8	Volts	
V_I	Input Clamp Voltage	$V_{CC} = \text{MIN}$, $I_{IN} = -18\text{mA}$			-1.5	Volts	
I_{IL}	Input LOW Current	$V_{CC} = \text{MAX}$ $V_{IN} = 0.5\text{V}$	DATA ₀₋₁₅		-410	μA	
			All Other Inputs		-360		
I_{IH}	Input HIGH Current	$V_{CC} = \text{MAX}$ $V_{IN} = 2.7\text{V}$	DATA ₀₋₁₅		70	μA	
			All Other Inputs		50		
I_I	Input HIGH Current	$V_{CC} = \text{MAX}$, $V_{IN} = 5.5\text{V}$			1.0	mA	
I_{OZH} I_{OZL}	Off State (High Impedance) Output Current	$V_{CC} = \text{MAX}$	DATA ₀₋₁₅	$V_O = 2.4$		70	μA
				$V_O = 0.5$		-410	
SC ₀₋₆				$V_O = 2.4$		50	
				$V_O = 0.5$		-50	
I_{OS}	Output Short Circuit Current (Note 3)	$V_{CC} = V_{CC} \text{ MAX} + 0.5\text{V}$, $V_O = 0.5\text{V}$		-25		-85	mA
I_{CC}	Power Supply Current (Note 6)	$V_{CC} = \text{MAX}$		$T_A = 25^\circ\text{C}$	275	390	mA
				$T_A = 0$ to +70°C		400	
				$T_A = +70^\circ\text{C}$		365	
				$T_C = -55$ to +125°C		400	
				$T_C = +125^\circ\text{C}$		345	

- Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.
 2. Typical limits are at $V_{CC} = 5.0\text{V}$, 25°C ambient and maximum loading.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
 4. These are three-state outputs internally connected to TTL inputs. Input Characteristics are measured with output enables HIGH.
 5. "MIL" = Am2960XM, DM, FM. "COM'L" = Am2960XC, DC.
 6. Worst case I_{CC} is at minimum temperature.
 7. These input levels provide zero noise immunity and should only be tested in a static, noise-free environment.

Notes on Testing

- Incoming test procedure, taking into account part. The following notes:
1. Insure the part is ac changes in V_{CC} c erroneous function
 2. Do not leave inputs to oscillate at high
 3. Do not attempt to Following an input as much as 400mA

Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the complexity and power levels of the part. The following notes may be useful.

1. Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400mA in 5-8ns. Inductance in the ground cable may allow the ground pin at the device to rise by 100's of millivolts momentarily.
4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using $V_{IL} \leq 0.4V$ and $V_{IH} \leq 2.4V$ for AC tests.
5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
6. To assist in testing, AMD offers documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.

1. Am2960 Guaranteed Commercial Range Performance

The tables below specify the guaranteed performance of the Am2960 over the commercial operating range of 0 to +70°C, with

V_{CC} from 4.75V to 5.25V. All data are in ns, with inputs switching between 0V and 3V at 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

This data applies to the following part numbers: Am2960DC, XC.

A. Combinational Propagation Delays $C_L = 50\text{pF}$

From Input \ To Output	To Output			
	SC ₀₋₆	DATA ₀₋₁₅	ERROR	MULT ERROR
DATA ₀₋₁₅	32	65*	32	50
CB ₀₋₆ (CODE ID ₂₋₀ 000, 011)	28	56	29	47
CB ₀₋₆ (CODE ID ₂₋₀ 010, 100, 101, 110, 111)	28	45	29	34
GENERATE	35	63	36	55
CORRECT (Not Internal Control Mode)	-	45	-	-
DIAG MODE (Not Internal Control Mode)	50	78	59	75
PASS THRU (Not Internal Control Mode)	36	44	29	46
CODE ID ₂₋₀	61	90	60	80
LE IN (From latched to transparent)	39	72*	39	59
LE OUT (From latched to transparent)	-	31	-	-
LE DIAG (From latched to transparent; Not Internal Control Mode)	45	78	45	65
Internal Control Mode: LE DIAG (From latched to transparent)	67	96	66	86
Internal Control Mode: DATA ₀₋₁₅ (Via Diagnostic Latch)	67	96	66	86

*Data In (or LE In) to Correct Data Out measurement requires timing as shown in Figure D opposite.

B. Set-up and Hold

From Input	(L U)
DATA ₀₋₁₅	L
CB ₀₋₆	L
DATA ₀₋₁₅	L
CB ₀₋₆ (CODE ID 000, 011)	L
CB ₀₋₆ (CODE ID 010, 100, 101, 110, 111)	L
GENERATE	L
CORRECT	L
DIAG MODE	L
PASS THRU	L
CODE ID ₂₋₀	L
LE IN	L
DATA ₀₋₁₅	L

DATA₀₋₁₅

LE IN

OE BYTE 0 & 1

B. Set-up and Hold Times Relative to Latch Enables

From Input	To (Latching Up Data)	Set-up Time	Hold Time
DATA ₀₋₁₅	LE IN	6	7
CB ₀₋₆	LE IN	5	6
DATA ₀₋₁₅	LE OUT	44	5
CB ₀₋₆ (CODE ID 000, 011)	LE OUT	35	0
CB ₀₋₆ (CODE ID 010, 100, 101, 110, 111)	LE OUT	27	0
GENERATE	LE OUT	42	0
CORRECT	LE OUT	26	1
DIAG MODE	LE OUT	69	0
PASS THRU	LE OUT	26	0
CODE ID ₂₋₀	LE OUT	81	0
LE IN	LE OUT	51	5
DATA ₀₋₁₅	LE DIAG	6	8

C. Output Enable/Disable Times

Output disable tests performed with $C_L = 5\text{pF}$ and measured to 0.5V change of output voltage level.

Input	Output	Enable	Disable
$\overline{\text{OE}}$ BYTE 0, $\overline{\text{OE}}$ BYTE 1	DATA ₀₋₁₅	30	30
$\overline{\text{OE}}$ SC	SC ₀₋₆	30	30

D. Minimum Pulse Widths

LE IN, LE OUT, LE DIAG	15
------------------------	----




Figure D.

1. Am2960 Guaranteed Military Range Performance

The tables below specify the guaranteed performance of the Am2960 over the military operating range of -55 to $+125^{\circ}\text{C}$ case temperature, with V_{CC} from 4.5V to 5.5V. All data are in

ns, with inputs switching between 0V and 3V at 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

This data applies to the following part numbers: Am2960DM, FM, XM.

A. Combinational Propagation Delays $C_L = 50\text{pF}$

To Output From Input	SC ₀₋₆	DATA ₀₋₁₅	$\overline{\text{ERROR}}$	$\overline{\text{MULT ERROR}}$
DATA ₀₋₁₅	35	73*	36	56
CB ₀₋₆ (CODE ID ₂₋₀ 000, 011)	30	61	31	50
CB ₀₋₆ (CODE ID ₂₋₀ 010, 100, 101, 110, 111)	30	50	31	37
$\overline{\text{GENERATE}}$	38	69	41	62
CORRECT (Not Internal Control Mode)	-	49	-	-
DIAG MODE (Not Internal Control Mode)	58	89	65	90
PASS THRU (Not Internal Control Mode)	39	51	34	54
CODE ID ₂₋₀	69	100	68	90
LE IN (From latched to transparent)	44	82*	43	66
LE OUT (From latched to transparent)	-	33	-	-
LE DIAG (From latched to transparent; Not Internal Control Mode)	50	88	49	72
Internal Control Mode: LE DIAG (From latched to transparent)	75	106	74	96
Internal Control Mode: DATA ₀₋₁₅ (Via Diagnostic Latch)	75	106	74	96

*Data In (or LE In) to Correct Data Out measurement requires timing as shown in Figure D opposite.

B. Set-up and Hold

From Input	(La Up
DATA ₀₋₁₅	LE
CB ₀₋₆	LE
DATA ₀₋₁₅	LE
CB ₀₋₆ (CODE ID 000, 011)	LE
CB ₀₋₆ (CODE ID 010, 100, 101, 110, 111)	LE
$\overline{\text{GENERATE}}$	LE
CORRECT	LE
DIAG MODE	LE
PASS THRU	LE
CODE ID ₂₋₀	LE
LE IN	LE
DATA ₀₋₁₅	LE

DATA₀₋₁₅

LE IN

 $\overline{\text{OE}}$ BYTE 0 & 1

B. Set-up and Hold Times Relative to Latch Enables

From Input	To (Latching Up Data)	Set-up Time	Hold Time
DATA ₀₋₁₅	LE IN	7	7
CB ₀₋₆	LE IN	5	7
DATA ₀₋₁₅	LE OUT	50	5
CB ₀₋₆ (CODE ID 000, 011)	LE OUT	38	0
CB ₀₋₆ (CODE ID 010, 100, 101, 110, 111)	LE OUT	30	0
GENERATE	LE OUT	46	0
CORRECT	LE OUT	28	1
DIAG MODE	LE OUT	84	0
PASS THRU	LE OUT	30	0
CODE ID ₂₋₀	LE OUT	89	0
LE IN	LE OUT	59	5
DATA ₀₋₁₅	LE DIAG	7	9

C. Output Enable/Disable Times

Output disable tests performed with $C_L = 5\text{pF}$ and measured to 0.5V change of output voltage level.

Input	Output	Enable	Disable
$\overline{\text{OE}}$ BYTE 0, $\overline{\text{OE}}$ BYTE 1	DATA ₀₋₁₅	35	35
$\overline{\text{OE}}$ SC	SC ₀₋₆	35	35

D. Minimum Pulse Widths

LE IN, LE OUT, LE DIAG	15
------------------------	----






Figure D.

METALLIZATION AND PAD LAYOUT



DIE SIZE: 0.200" X 0.183"

**CONNECTION DIAGRAM
Top View**



Note: Pin 1 is marked for orientation.

ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

Am2960 Order Number (Note 3)	Package Type Order Number	Operating Range (Note 1)	Screening Level (Note 2)
AM2960DC	D-48	C	C-1
AM2960DC-B	D-48	C	B-2 (Note 4)
AM2960DM	D-48	M	C-3
AM2960DM-B	D-48	M	B-3
AM2960FM	F-48	M	C-3
AM2960FM-B	F-48	M	B-3
AM2960XC	Dice	C	Visual inspection to MIL-STD-883 Method 2010B.
AM2960XM	Dice	M	

- Notes: 1. P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline. Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.
 2. C = 0 to +70°C, V_{CC} = 4.75V to 5.25V, M = -55 to +125°C, V_{CC} = 4.50V to 5.50V.
 3. See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.
 4. 96 hour burn-in.

TEST OUTPUT LOAD CONFIGURATION FOR Am2960




Figure 11. Three-State Outputs




Figure 12. Normal Outputs

- Notes:
1. $C_L = 50\text{pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.
 2. S_1, S_2, S_3 are closed during function test and all A.C. tests, except output enable tests.
 3. S_1 and S_3 are closed while S_2 is open for t_{pZH} test.
 S_1 and S_2 are closed while S_3 is open for t_{pZL} test.
 4. $R_2 = 1\text{K}$ for three-state output.
 R_2 is determined by the I_{OH} at $V_{OH} = 2.4\text{V}$ for non-three-state outputs.
 5. R_1 is determined by I_{OL} (MIL) with $V_{CC} = 5.0\text{V}$ minus the current to ground through R_2 .
 6. $C_L = 5.0\text{pF}$ for output disable tests.

TEST OUTPUT LOADS

Pin #	Pin Label	Test Circuit	R_1	R_2
-	D_0-D_{15}	Fig. 11	430Ω	$1\text{k}\Omega$
24-30	SC_0-SC_6	Fig. 11	430Ω	$1\text{k}\Omega$
32	ERROR	Fig. 12	470Ω	$3\text{k}\Omega$
33	MULTERROR	Fig. 12	470Ω	$3\text{k}\Omega$

For additional information on testing, see section
"Guidelines on Testing Am2900 Family Devices."

APPLICATIONS

Byte Write

Byte operations are increasingly common for 16 and 32-bit processors. These complicate memory operations because check bits are generated for a complete 16 or 32 or 64-bit memory word, not for a single byte.

To write a byte into memory with EDC requires the following steps:

- Latch the byte into the Am2961/62 bus buffers (Figure 13)
- Read the complete data word from memory (Figure 13)
- Correct the complete data word if necessary (Figure 13)
- Insert the byte to be written into the data word (Figure 14)
- Generate new check bits for the entire data word (Figure 14)
- Store the data word back into memory (Figure 14)

(In fact these steps must be taken for any piece of data being written into memory that is not as wide as a full memory word).

The Am2960 EDC is designed with the intent of keeping byte operations simple in EDC systems. The EDC has separate output enables for each byte in the Data Output Latch. As shown in figures 13 and 14, this allows the data word to be read from memory, the new byte to be inserted among the old, and new check bits to be generated using less time and less hardware than if separate byte enables were not available.




Figure 13. Byte Write, Phase 1: Read Out the Old Word and Correct




Figure 14. Byte Write, Phase 2: Insert the New Byte, Generate Checks and Write Into Memory

Diagnostics

EDC is used to boost the reliability of the overall system. It is necessary to also be able to check the operation of the EDC itself. For this reason the EDC has an internal control mode, a diagnostic latch, and two diagnostic modes.

To check that the EDC is functioning properly, the processor can put the EDC under software control by setting CODE ID₂₋₀ to 001. This puts the EDC into Internal Control Mode. In Internal Control Mode the EDC is controlled by the contents of the Diagnostic Latch which is loaded from the DATA inputs under processor control.

The EDC is set into CORRECT Mode. The processor loads in a known set of check bits into the Diagnostic Latch, a known set of data bits into the Data In Latch, and forces data errors. The output of the EDC (syndromes, error flags, corrected data) is then compared against the expected responses. By exercising the EDC with a string of data/check combinations and comparing the output against the expected responses, the EDC can be fully checked out.

Eight Bit Data Word

Eight bit MOS microprocessors can use EDC too. Only five check bits are required. The EDC configuration for eight bits is shown in Figure 15. It operates as does the normal 16-bit configuration with the upper byte fixed at 0.

Check bit overhead for 8-bit data words can be reduced two ways. See the sections "Single Error Correction Only" and "Reducing Check Bit Overhead."




Figure 15. 8-Bit Configuration

Other Word Widths

EDC on data words other than 8, 16, 32, or 64 bits can be accomplished with the Am2960. In most cases the extra data bits can be forced to a constant, and EDC will proceed as normal. For example a 24-bit data word is shown in Figure 16.

Single Error Correction Only

The EDC normally corrects all single bit errors and detects all double bit and some triple bit errors. To save one check bit per word the ability to detect double bit errors can be sacrificed - single errors are still detected and corrected.

Data Bits	Check Bits Required	
	Single Error Correction Only	Single Error Correct & Double Error Detect
8	4	5
16	5	6
32	6	7
64	7	8




Figure 16




Figure 17. 8-Bit




Figure 18. 16-B




Figure 16. 24-Bit Configuration




Figure 17. 8-Bit Single Error Correction Only





Figure 18. 16-Bit Single Error Correction Only



*The Code ID Combination for this Slice Forces the Check Bit Latch Transparent.

Figure 19. 32-Bit Single Correct Only

Figures 17, 18, 19, 20 show single error correction only configurations for 8, 16, 32, and 64-bit data words respectively.

Check Bit Correction

The EDC detects single bit errors whether the error is a data bit or a check bit. Data bit errors are automatically corrected by the EDC. To generate corrected check bits once a single check bit error is detected, the EDC need only be switched to GENERATE mode (data in the DATA INPUT LATCH is valid).


The syndromes generated by the EDC may be decoded to determine whether the single bit error is a check bit.

In many memory systems, a check bit error will be ignored on the memory read and corrected during a periodic "scrubbing" of memory (see section in System Design Considerations).

Multiple Errors

The bit-in-error decode logic uses syndrome bits S0 through S32 to correct errors, SX is only used in developing the multiple error signal. This means that some multiple errors will cause a data bit to be inverted.

For example, in the 16-bit mode if data bits 8 and 13 are in error the syndrome 111100 (SX, S0, S1, S2, S4, S8) is produced. This is flagged a double error by the error detection logic, but the bit-in-error decoder only receives syndrome 11100 (S0, S1, S2, S4, S8) which it decodes as a single error in data bit 0 and inverts that bit. If it is desired to inhibit this inversion, the multiple error output may be connected to the correct input as in Figure 21. This will inhibit correction when a multiple error occurs. Extra time delay may be introduced in the data to correct data path when this is done.



- Notes: 1. In Pass Thru Mode the Contents of the Check Latch Appear on the XOR Outputs Inverted.
 2. In Diagnostic Generate Mode the Contents of the Diagnostic Latch appear on the XOR Outputs Inverted.

Figure 20. 64-Bit Single Correct Only




Figure 21. Inhibition of Data Modification

High Performance P

For maximum memory used in the Check-On this configuration the EDC as it would witho

On reads from memory the data bus (same as the data is read into the the EDC's error flags stretch the memory cycle required.


If an error is detected, processor. At the des written back into mem may also be run unde

The Check-Only config fast with EDC as witho slowdown. But even if hour this would mean cycles. So even with a configuration has esse speed.

On writes to memory, cl memory word can be Am2961/62 Data Bus E on the memory board w the check bit generate

EDC in the Data Path

The simplest configurat the data path as show (tion). In this configura corrected prior to puttin tages are simpler opera The disadvantage is th amount of time it takes



SYSTEM DESIGN CONSIDERATIONS

High Performance Parallel Operation

For maximum memory system performance the EDC should be used in the Check-Only configuration shown in Figure 22. With this configuration the memory system operates as fast with EDC as it would without.

On reads from memory, data is read out from the RAMs directly to the data bus (same as in a non-EDC system). At the same time, the data is read into the EDC to check for errors. If an error exists the EDC's error flags are used to interrupt the CPU and/or to stretch the memory cycle. If no error is detected, no slowdown is required.

If an error is detected, the EDC generates corrected data for the processor. At the designer's option the correct data may be written back into memory; error logging and diagnostic routines may also be run under processor control.

The Check-Only configuration allows data reads to proceed as fast with EDC as without. Only if an error is detected is there any slowdown. But even if the memory system had an error every hour this would mean only one error every 3-4 billion memory cycles. So even with a very high error rate, EDC in a Check-Only configuration has essentially zero impact on memory system speed.

On writes to memory, check bits must be generated before the full memory word can be written into memory. But using the Am2961/62 Data Bus Buffers allows the data word to be buffered on the memory board while check bits are generated. This makes the check bit generate time transparent to the processor.

EDC in the Data Path

The simplest configuration for EDC is to have the EDC directly in the data path as shown in Figure 23 (Correct-Always Configuration). In this configuration data read from memory is always corrected prior to putting the data on the data bus. The advantages are simpler operation and no need for mid-cycle interrupts. The disadvantage is that memory system speed is slowed by the amount of time it takes for error correction on every cycle.

Usually the Correct-Always Configuration will be used with MOS microprocessors which have ample memory timing budgets. Most high performance processors will use the high performance parallel configuration shown in Figure 22. (Check-Only Configuration).

Scrubbing Avoids Double Errors

Single-bit errors are by far the most common in a memory system and are always correctable by the EDC.

Double bit memory errors are far less frequent than single bit (50 to 1, or 100 to 1) and are always detected by the EDC but not corrected.

In a memory system, soft errors occur only one at a time. A double bit error in a data word occurs when a single soft error is left uncorrected and is followed by another error in the data word hours, days, or weeks after the first.

"Scrubbing" memory periodically avoids almost all double-bit errors. In the scrubbing operation, every data word in memory is periodically checked by the EDC for single-bit errors. If one is found, it is corrected and the data word written back into memory. Errors are not allowed to pile up and so most double-bit errors are avoided.

The scrubbing operation is generally done as a background routine when the memory is not being used by the processor.

If memory is scrubbed frequently, errors that are detected and corrected during processor accesses need not be immediately written back into memory. Instead the error will be corrected in memory during scrubbing. This reduces the time delay involved in a processor access of an incorrect memory word.

Correction of Double-Bit Errors

In some cases, double-bit memory errors can be corrected! This is possible when one of the two bit errors is a hard error.

When a double bit error is detected the data word should be checked to determine if one of the errors is a hard error. If so the




Figure 22. Check-Only Configuration




Figure 23. Correct-Always Configuration

hard error bit may be corrected by inverting it leaving only a single, correctable error. The time for this operation is negligible since it will occur infrequently.

The procedure after detection of a double error is as follows:

- Invert the data bits read from memory.
- Write the inverted data back into the same memory word.
- Re-read the memory location and XOR the newly read out value with the old. If there is no hard error then the XOR result will be all 1's. If there is a hard error, it will have the same bit value regardless of what was written in. So it will show as a 0 after the XOR operation
- Invert the hard error bit (this will "correct" it) leaving only one error in the data.
- The EDC can then correct the single bit error.
- Rewrite the correct data word into memory. This does not change the hard error but does eliminate the soft error. So the next memory access will find only a single-bit, correctable error.

An example helps to illustrate the procedure:

Example of Double Bit Error Correction When One is a Hard Error

- 1) Data Read from Memory (D_1)

16 data bits	6 check bits
1111111100000011	011010
- 2) EDC detects a multiple error. Syndromes: 011000

- 3) Syndrome decode indicates a double bit error.
- 4) Invert the bits read from memory (D_1)

0000000011111100	100101
------------------	--------
- 5) Write D_1 back to the same memory location
- 6) Read back the memory location (D_2)

0000000011111101	100101
------------------	--------
- 7) XOR D_1 and D_2

1111111111111110	111111
------------------	--------
- 8) So the last data bit is the hard error. Use this to modify D_1

1111111100000010	011010
------------------	--------
- 9) Pass the modified D_1 through the EDC. The EDC detects a single bit correctable error and outputs corrected data:

1111111100000000	011010
------------------	--------
- 10) Write the corrected data back to memory to fix the soft error.

Error Logging and Preventative Maintenance

The effectiveness of preventative maintenance can be increased by logging information on errors detected by the EDC. This is called error logging.

The EDC provides syndromes which indicate which each individual RAM is in error. So the syndrome and data in error.

Typically a permanent error of time where the RAM is intermittent, soft errors. Error increasing intermittent replaced before a permanent error.

Error logging also reduces RAMs. With EDC a hard EDC always can correct data. EDC can also correct double soft (see "Correction of soft errors"). continue operation depends on need for emergency fix. can be instead replaced preventative maintenance.

Reducing Check Bit Overhead

Memory word widths need to be of the processor. The overhead if wider memory.

Memory	
# Data Bits	
8	
16	
32	
64	




Figure 24

The EDC provides syndromes when errors are detected. The syndromes indicate which bit is in error. In most memory systems, each individual RAM supplies only one bit of the memory word. So the syndrome and data word address specify which RAM was in error.

Typically a permanent/hard RAM failure is preceded by a period of time where the RAM displays an increasing frequency of intermittent, soft errors. Error logging statistic can be used to detect an increasing intermittent error frequency so that the RAM can be replaced before a permanent failure occurs.

Error logging also records the location of already hard failed RAMs. With EDC a hard failure will not halt system operation. EDC always can correct single bit errors even if it is a hard error. EDC can also correct double bit errors where one is hard and one soft (see "Correction of Double Bit Errors" Section). The ability to continue operation despite hard errors can greatly reduce the need for emergency field maintenance. The hard-failed RAMs can be instead replaced at low cost during a regularly scheduled preventative maintenance session.

Reducing Check Bit Overhead

Memory word widths need not be the same as the data word width of the processor. There is a substantial reduction in check bit overhead if wider memory words are used:

Memory Word		Check Bit Overhead
# Data Bits	# Check Bits	
8	5	38%
16	6	27%
32	7	14%
64	8	11%




Figure 24. EDC Per Board

This reduction in check bit overhead lowers cost and increases the amount of data that can be packed on to each board.

The trade off is that when writing data pieces into memory that are narrower than the memory word width, more steps are required. These steps are exactly the same as those described in Byte Write in the Applications section. No penalty exists for reads from memory.

EDC Per Board vs EDC Per System

The choice of an EDC per system or per board depends on the economics and the architecture of the system.

Certainly the cheaper approach is to have only one EDC per system and this is a viable solution if only one memory location is accessed at a time.

This solution does require that the system has both data and check bit lines (see Figure 25). This makes retrofitting a system difficult and creates complications if static or ROM memory, which do not require check bits, are mixed in with dynamic RAM.

If the system has an advanced architecture it is quite likely that it is necessary to simultaneously access memory locations on different memory boards (see Figure 24). Architectural features that require this are interleaved memory, cache memory, and DMA that is done simultaneously with processor memory accesses. EDC per board is a simpler system from a design standpoint.

The EDC is designed to work efficiently in either the per system or per board configurations.




Figure 25. EDC Per System

FUNCTIONAL EQUATIONS

The following equations and tables describe in detail how the output values of the Am2960 EDC are determined as a function of the value of the inputs and the internal states. Be sure to carefully read the following definitions of symbols before examining the tables.

Definitions

- $D_i \leftarrow$ (DATA_i if LE IN is HIGH or the output of bit i of the Data Input Latch if LE IN is LOW)
- $C_i \leftarrow$ (CB_i if LE IN is HIGH or the output of bit i of the Check Bit Latch if LE IN is LOW)
- $DL_i \leftarrow$ Output of bit i of the Diagnostic Latch
- $S_i \leftarrow$ Internally generated syndromes (same as outputs of SC_i if outputs enabled)
- $PA \leftarrow D0 \oplus D1 \oplus D2 \oplus D4 \oplus D6 \oplus D8 \oplus D10 \oplus D12$
- $PB \leftarrow D0 \oplus D1 \oplus D2 \oplus D3 \oplus D4 \oplus D5 \oplus D6 \oplus D7$
- $PC \leftarrow D8 \oplus D9 \oplus D10 \oplus D11 \oplus D12 \oplus D13 \oplus D14 \oplus D15$
- $PD \leftarrow D0 \oplus D3 \oplus D4 \oplus D7 \oplus D9 \oplus D10 \oplus D13 \oplus D15$
- $PE \leftarrow D0 \oplus D1 \oplus D5 \oplus D6 \oplus D7 \oplus D11 \oplus D12 \oplus D13$
- $PF \leftarrow D2 \oplus D3 \oplus D4 \oplus D5 \oplus D6 \oplus D7 \oplus D14 \oplus D15$
- $PG_1 \leftarrow D0 \oplus D4 \oplus D6 \oplus D7$
- $PG_2 \leftarrow D1 \oplus D2 \oplus D3 \oplus D5$
- $PG_3 \leftarrow D8 \oplus D9 \oplus D11 \oplus D14$
- $PG_4 \leftarrow D10 \oplus D12 \oplus D13 \oplus D15$

Error Signals

$$\text{ERROR} \leftarrow (S6 \cdot (ID_1 + ID_2)) \cdot \overline{S5} \cdot \overline{S4} \cdot \overline{S3} \cdot \overline{S2} \cdot \overline{S1} \cdot \overline{S0} + \text{GENERATE} + \text{INITIALIZE} + \text{PASSTHRU}$$

$$\text{MULT ERROR (16 and 32-Bit Modes)} \leftarrow ((S6 \cdot ID_1) \oplus S5 \oplus S4 \oplus S3 \oplus S2 \oplus S1 \oplus S0) (\text{ERROR}) + \text{TOME} + \text{GENERATE} + \text{PASSTHRU} + \text{INITIALIZE}$$

$$\text{MULT ERROR (64-Bit Modes)} \leftarrow \text{TOME} + \text{GENERATE} + \text{PASSTHRU} + \text{INITIALIZE}$$

TOME (Three or More Errors)*

			TOME (Three or More Errors)*																
			S0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
S1	S2	S3	**S6	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
			S5	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
S1	S2	S3	S4	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
			0	0	0	0	0	0	0	1	0	1	1	1	0	1	1	1	0
0	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	1	1	1	1
0	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	1	1	1	1
1	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	1	1	1	1
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
1	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	1	1	1	1
1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

*S6, S5, . . . S0 are internal syndromes except in Modes 010, 100, 101, 110, 111 (CODE ID₂, ID₁, ID₀). In these modes the syndromes are input over the Check-Bit lines. S6 ← C6, S5 ← C5, . . . S1 ← C1, S0 ← C0.

**The S6 internal syndrome is always forced to 0 in CODE ID 000.

SC Outputs

Tables XV, XVI, XVII, generated in each control mode not applicable.

CODE ID	
GENERATE Mode (Check Bits)	SC ₀ ←
	SC ₁ ←
	SC ₂ ←
	SC ₃ ←
	SC ₄ ←
	SC ₅ ←
	SC ₆ ←

CODE ID	
Detect and Correct Modes (Syndromes)	SC ₀ ←
	SC ₁ ←
	SC ₂ ←
	SC ₃ ←
	SC ₄ ←
	SC ₅ ←
	SC ₆ ←

*In CODE ID₂₋₀ 011 the

CODE ID	
Diagnostic Read Mode	SC ₀ ←
	SC ₁ ←
	SC ₂ ←
	SC ₃ ←
	SC ₄ ←
	SC ₅ ←
	SC ₆ ←

*In CODE ID₂₋₀ 011 the

SC Outputs

Tables XV, XVI, XVII, XVIII, XIX show how outputs SC_{0-6} are generated in each control mode for various CODE IDs (internal control mode not applicable).

TABLE XV.

GENERATE Mode (Check Bits)	CODE ID ₂₋₀						
	000	010	011	100	101	110	111
$SC_0 \leftarrow$	$PG_2 \oplus PG_3$	$PG_1 \oplus PG_3$	$PG_2 \oplus PG_4$	$PG_2 \oplus PG_3$	$PG_2 \oplus PG_3$	$PG_1 \oplus PG_4$	$PG_1 \oplus PG_4$
$SC_1 \leftarrow$	PA	PA	PA	PA	PA	PA	PA
$SC_2 \leftarrow$	\overline{PD}	\overline{PD}	PD	\overline{PD}	PD	PD	PD
$SC_3 \leftarrow$	\overline{PE}	\overline{PE}	PE	\overline{PE}	PE	PE	PE
$SC_4 \leftarrow$	PF	PF	PF	PF	PF	PF	PF
$SC_5 \leftarrow$	PC	PC	PC	PC	PC	PC	PC
$SC_6 \leftarrow$	1	PB	PC	PB	PB	PB	PB

TABLE XVI.

Detect and Correct Modes (Syndromes)	CODE ID ₂₋₀						
	000	010	011*	100	101	110	111
$SC_0 \leftarrow$	$PG_2 \oplus PG_3 \oplus C_0$	$PG_1 \oplus PG_3 \oplus C_0$	$PG_2 \oplus PG_4 \oplus C_0$	$PG_2 \oplus PG_3 \oplus C_0$	$PG_2 \oplus PG_3$	$PG_1 \oplus PG_4$	$PG_1 \oplus PG_4$
$SC_1 \leftarrow$	$PA \oplus C_1$	$PA \oplus C_1$	$PA \oplus C_1$	$PA \oplus C_1$	PA	PA	PA
$SC_2 \leftarrow$	$\overline{PD} \oplus C_2$	$\overline{PD} \oplus C_2$	$PD \oplus C_2$	$\overline{PD} \oplus C_2$	PD	PD	PD
$SC_3 \leftarrow$	$\overline{PE} \oplus C_3$	$\overline{PE} \oplus C_3$	$PE \oplus C_3$	$\overline{PE} \oplus C_3$	PE	PE	PE
$SC_4 \leftarrow$	$PF \oplus C_4$	$PF \oplus C_4$	$PF \oplus C_4$	$PF \oplus C_4$	PF	PF	PF
$SC_5 \leftarrow$	$PC \oplus C_5$	$PC \oplus C_5$	$PC \oplus C_5$	$PC \oplus C_5$	PC	PC	PC
$SC_6 \leftarrow$	1	$PB \oplus C_6$	$PC \oplus C_6$	PB	PB	$PB \oplus C_6$	$PB \oplus C_6$

*In CODE ID₂₋₀ 011 the Check-Bit Latch is forced transparent, the Data Latch operates normally.

TABLE XVII.

Diagnostic Read Mode	CODE ID ₂₋₀						
	000	010	011*	100	101	110	111
$SC_0 \leftarrow$	$PG_2 \oplus PG_3 \oplus DL_0$	$PG_1 \oplus PG_3 \oplus DL_0$	$PG_2 \oplus PG_4 \oplus C_0$	$PG_2 \oplus PG_3 \oplus DL_0$	$PG_2 \oplus PG_3$	$PG_1 \oplus PG_4$	$PG_1 \oplus PG_4$
$SC_1 \leftarrow$	$PA \oplus DL_1$	$PA \oplus DL_1$	$PA \oplus C_1$	$PA \oplus DL_1$	PA	PA	PA
$SC_2 \leftarrow$	$\overline{PD} \oplus DL_2$	$\overline{PD} \oplus DL_2$	$PD \oplus C_2$	$\overline{PD} \oplus DL_2$	PD	PD	PD
$SC_3 \leftarrow$	$\overline{PE} \oplus DL_3$	$\overline{PE} \oplus DL_3$	$PE \oplus C_3$	$\overline{PE} \oplus DL_3$	PE	PE	PE
$SC_4 \leftarrow$	$PF \oplus DL_4$	$PF \oplus DL_4$	$PF \oplus C_4$	$PF \oplus DL_4$	PF	PF	PF
$SC_5 \leftarrow$	$PC \oplus DL_5$	$PC \oplus DL_5$	$PC \oplus C_5$	$PC \oplus DL_5$	PC	PC	PC
$SC_6 \leftarrow$	1	$PB \oplus DL_6$	$PC \oplus C_6$	PB	PB	$PB \oplus DL_6$	$PB \oplus DL_7$

*In CODE ID₂₋₀ 011 the Check-Bit Latch is forced transparent, the Data Latch operates normally.

TABLE XVIII.

Diagnostic Write Mode \ CODE ID ₂₋₀	CODE ID ₂₋₀						
	000	010	011*	100	101	110	111
SC ₀ ←	DL ₀	DL ₀	CB ₀	DL ₀	1	1	1
SC ₁ ←	DL ₁	DL ₁	CB ₁	DL ₁	1	1	1
SC ₂ ←	DL ₂	DL ₂	CB ₂	DL ₂	1	1	1
SC ₃ ←	DL ₃	DL ₃	CB ₃	DL ₃	1	1	1
SC ₄ ←	DL ₄	DL ₄	CB ₄	DL ₄	1	1	1
SC ₅ ←	DL ₅	DL ₅	CB ₅	DL ₅	1	1	1
SC ₆ ←	1	DL ₆	CB ₆	1	1	DL ₆	DL ₇

*In CODE ID₂₋₀ 011 the Check-Bit Latch is forced transparent; the Data Input Latch operates normally.

TABLE XIX.

PASS THRU Mode \ CODE ID ₂₋₀	CODE ID ₂₋₀						
	000	010	011*	100	101	110	111
SC ₀ ←	C0	C0	CB ₀	C0	1	1	1
SC ₁ ←	C1	C1	CB ₁	C1	1	1	1
SC ₂ ←	C2	C2	CB ₂	C2	1	1	1
SC ₃ ←	C3	C3	CB ₃	C3	1	1	1
SC ₄ ←	C4	C4	CB ₄	C4	1	1	1
SC ₅ ←	C5	C5	CB ₅	C5	1	1	1
SC ₆ ←	1	C6	CB ₆	1	1	C6	C6

*In CODE ID₂₋₀ 011 the Check-Bit Latch is forced transparent; the Data Input Latch operates normally.

Data Correction

Tables XX to XXVI shows which data output bits are corrected (inverted) depending upon the syndromes and the CODE ID position. Note that the syndromes that determine data correction are in some cases syndromes input externally via the CB

inputs and in some cases syndromes generated internally by that EDC (S_i are the internal syndromes and are the same as the value of the SC_i output of that EDC if enabled).

The tables show the number of data bit inverted (corrected) if any for the CODE ID and syndrome combination.

TABLE XX. CODE ID₂₋₀ = 000*

S2 S1	S5 S4 S3							
	0 0	0 1	1 0	1 1	0 0	0 1	1 0	1 1
0 0	-	-	-	5	-	11	14	-
0 1	-	1	2	6	8	12	-	-
1 0	-	-	3	7	9	13	15	-
1 1	-	0	4	-	10	-	-	-

*Unlisted S combinations are no correction.

TABLE XXI. CODE ID₂₋₀ = 010*

CB ₂ CB ₁	CB ₆ CB ₅ CB ₄ CB ₃							
	0 0	0 1	1 0	1 1	0 0	0 1	1 0	1 1
0 0	-	11	14	-	-	-	-	5
0 1	8	12	-	-	-	1	2	6
1 0	9	13	15	-	-	-	3	7
1 1	10	-	-	-	-	0	4	-

*Unlisted CB combinations are no correction.

TABLE X

S2 S1	S6 S5 S4 S3	
	0 0	0 1
0 0	-	-
0 1	-	-
1 0	-	-
1 1	-	-

*Unlisted S combinations are no correction.

TABLE X

CB ₂ CB ₁	CB ₆ CB ₅ CB ₄ CB ₃	
	0 0	0 1
0 0	-	-
0 1	-	-
1 0	-	-
1 1	-	-

*Unlisted CB combinations are no correction.

TABLE XXII. CODE ID₂₋₀ = 011*

S2	S1	S6	S5	S4	S3	0	1	1	1
0	0	0	0	0	0	5	-	11	14
0	1	0	0	0	0	6	8	12	-
1	0	0	1	1	0	7	9	13	15
1	1	0	1	0	1	4	-	10	-

*Unlisted S combinations are no correction.

TABLE XXIII. CODE ID₂₋₀ = 100*

CB ₂	CB ₁	CB ₀	CB ₆	CB ₅	CB ₄	CB ₃	0	1	1	1
0	0	0	0	0	0	0	11	14	-	5
0	1	1	1	1	0	0	8	12	-	6
1	0	0	0	1	1	0	9	13	15	-
1	1	0	1	0	1	0	10	-	-	4

*Unlisted CB combinations are no correction.

TABLE XXIV. CODE ID₂₋₀ = 101*

CB ₂	CB ₁	CB ₀	CB ₆	CB ₅	CB ₄	CB ₃	0	1	1	1
0	0	0	0	0	0	0	5	-	11	14
0	1	0	0	0	0	1	6	8	12	-
1	0	0	1	1	0	0	7	9	13	15
1	1	0	1	0	1	0	4	-	10	-

*Unlisted CB combinations are no correction.

TABLE XXV. CODE ID₂₋₀ = 110*

CB ₂	CB ₁	CB ₀	CB ₆	CB ₅	CB ₄	CB ₃	0	1	1	1
0	0	0	0	0	0	0	5	-	11	14
0	1	1	1	1	0	0	6	8	12	-
1	0	0	0	1	1	0	7	9	13	15
1	1	0	1	0	1	0	4	-	10	-

*Unlisted CB combinations are no correction.

TABLE XXVI. CODE ID₂₋₀ = 111*

CB ₂	CB ₁	CB ₀	CB ₆	CB ₅	CB ₄	CB ₃	0	1	1	1
0	0	0	0	0	0	0	11	14	-	5
0	1	1	1	1	0	0	8	12	-	6
1	0	0	0	1	1	0	9	13	15	-
1	1	0	1	0	1	0	10	-	-	4

*Unlisted CB combinations are no correction.



TECHNICAL REPORT

Am2960 BOOSTS MEMORY RELIABILITY

ABSTRACT

Memory error frequency will increase due to the use of larger memory systems and the use of 16K and 64K RAMs, which are more susceptible to soft errors because of their smaller memory cell geometry.

At the same time, the need for reliability is increasing, both for the user and the system manufacturer. EDC (Error Detection and Correction) can reduce system downtime, can reduce field maintenance expenses and can provide manufacturers a marketing advantage due to increased reliability.

The Am2960 implements EDC using a modified Hamming code, and so boosts memory reliability by a factor of 60 or better. It slashes package count and adds initialization, byte-write and diagnostic features. It is fast and flexible enough to handle word widths from 8 to 64 bits.

The Am2960 is one of a series of Memory Support devices designed for use with dynamic MOS RAM memory systems.

Prepared by: Advanced Micro Devices, Bipolar Microprocessor.

Advanced Micro Devices cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices' product.

Copyright © 1980 by Advanced Micro Devices, Inc.

Am2960 BOOSTS MEMORY RELIABILITY

The Am2960 is a 16-bit Error Detection and Correction (EDC) unit. It boosts memory reliability by a factor of 60 or better.

The Am2960 can detect and correct all errors. It detects all errors. The gross error rate is reduced to less than one error per 10¹⁰ bits detected.

Memory error and system downtime are reduced by a factor of 60 or better. Memory errors are detected less frequently and corrected more quickly.

MEMORY ERROR TRENDS

Memory Error Trends

Memory errors are increasing. The trends are:

1. Total system memory is increasing.
2. The geometry of memory cells is shrinking, making them more susceptible to soft errors.

There are two basic types of soft errors: permanent physical damage to a memory cell, or a single bit flip. Permanent physical damage is caused by open leads, and voltage spikes. Soft errors will reduce but not eliminate system operation.

Soft errors are non-permanent damage to a memory cell. A bit incorrectly shifts its state. Soft errors are caused by system noise, particles. The new 16-bit memory cell geometry induced by alpha particles, the less error rate (state.)

A paper given at Westcon '80 on dynamic RAMs of increasing size. Only soft errors due to alpha particles are a concern.

Am2960 BOOSTS MEMORY RELIABILITY

The Am2960 is a 16-bit, expandable Error Detection and Correction (EDC) unit. It is used in conjunction with system main memories to boost memory reliability.

The Am2960 can correct *all* single-bit memory errors in a data word. It detects all double-bit errors and even some triple-bit errors. The gross error conditions of all 0s or all 1s are always detected.

Memory error and detection using the Am2960 boosts system reliability by a factor of 60 or better. System crashes will occur far less frequently and maintenance costs can be slashed.

MEMORY ERRORS

Memory Error Frequency

Memory errors are becoming *more* frequent due to two general trends:

1. Total system memory size is growing, and,
2. The geometry of individual memory cells in dynamic RAMs is shrinking, making them more susceptible to "soft" errors.

There are two basic types of memory errors. Hard errors are permanent physical failures of either the whole RAM, a row, a column, or a single bit. Hard errors are caused by power shorts, open leads, and various other factors. Initial testing and burn-in will reduce but not eliminate hard error failures in RAMs during system operation.

Soft errors are non-repeating, single-bit errors where there is no permanent damage. A soft error occurs when the charge state of a bit incorrectly shifts from 0 to 1 or from 1 to 0. This can be caused by system noise, pattern sensitivity, power surges⁵ or alpha particles. The new 16K and 64K dynamic RAMs, with their smaller memory cell geometries are especially susceptible to soft errors induced by alpha particles. (The smaller the memory cell geometry, the less energy is required to cause the cell to change state.)

A paper given at Wescon, 1979¹ presented these failure rates for dynamic RAMs of increasing size (see Table 1). This table reflects only soft errors due to alpha particles.

Undetected Memory Failures are Expensive

Memory failures will occur in a system. When they do they will result either in a system crash or in loss of data integrity, unless memory error detection schemes are used. Either situation is expensive and inconvenient for the system users. Either situation can result in maintenance calls to the system manufacturer.

If the memory error occurs in an instruction word and the instruction is executed without being corrected, then a system crash will almost certainly occur. For example, an "Add" instruction could be changed to a "Jump" instruction with only a one-bit change — if the error is undetected, the jump would take place to essentially a random location.

If the error occurs in a word that is used for storing data, then data integrity is lost. In typical applications this could mean that bank account balances would be altered, blood diagnosis would be incorrect, or cooling water valves could be closed instead of opened.

System failures of any kind will often result in unscheduled maintenance requests to the system manufacturers. Maintenance calls are expensive for the system manufacturer and are to be avoided by preventative means if at all possible.

Strategies for Memory Errors

For reliability and maintenance cost reduction, memory errors must be dealt with by the system designer.

A common scheme is to use parity. But parity schemes cannot correct errors and can detect only single-bit errors. If a double-bit error occurs in a word, the parity is unchanged and so the error goes undetected. Parity cannot correct errors.

Error detection and correction (EDC) is implemented by the Am2960 using a modified Hamming code. The Hamming code scheme involves generating several check bits that contain enough redundant information to correct *all* single-bit errors and to detect all double-bit errors and some triple-bit errors. Also, the EDC modified Hamming code detects the gross error conditions of all 0s and all 1s.

Table 2 demonstrates that EDC is the superior strategy for both the system user and the system manufacturer.

TABLE 1. ERRORS ARE INCREASING.

Density Bits/Chip	Typical Error Rate (% per 1,000 Hours)	
	Soft*	Hard**
1K	.001	.0001
4K	.02	.002
16K	.10	.011
64K	.5***	.016

*Reflects alpha particles only. Does not include errors due to noise, power, patterns.

**After infant mortality.

***Based on initial customer evaluation.

Note: 0.1% per 1000 hours equals 1 failure in 10⁶ hours.

TABLE 2. COMPARISON OF ERROR STRATEGIES.

Error Type	No Checking	Parity	EDC Using Am2960
Single-Bit Error	System crash.	System halt.	Correctable. System runs.
Double-Bit Error	System crash.	System crash.	System halt.
Entire RAM Failure	System crash.	System halt.	Correctable. System runs.

With EDC, the incidence of maintenance calls is significantly reduced. Even the failure of an entire RAM chip will not necessarily result in a system failure. Double-bit errors are not corrected but are detected so that the system may be halted and the user informed of a memory error and the exact location of it. A controlled system halt is far more desirable than an uncontrolled system crash.

EDC Improves MTTF

Error detection and correction as implemented on the Am2960 significantly improves the MTTF (mean time to failure) of memory systems.

A paper presented at Wescon, 1979¹ used the dynamic RAM error rates shown previously to calculate the following MTTFs for a 16 Megabyte system using 64K RAMs (see Table 3).

TABLE 3.

Error Type	MTTF*
Correctable Soft Error (Single-Bit)	13 days
Correctable Hard Error (Single-Bit)	110 days
Non-Correctable Soft Error (Double-Bit)	864 days
Non-Correctable Hard Error (Double-Bit)	7,021 days

*Based on 64K RAM alpha error rate of 0.13% per 1000 hours.

The MTTF improves by a factor of at least 60 with EDC. This improvement factor has been noted by others².

Another paper^{3,4} calculated that with EDC, RAM errors would become a small factor in memory based failures relative to failures of other board components such as MSI, capacitors and resistors. The same paper⁴ discusses how frequently preventative maintenance should be done so that a hard-failed RAM is replaced prior to a second RAM experiencing a hard-failure. The Am2960 has features that allow easy logging of data errors – this aids the maintenance engineer in quickly pinpointing hard-failed RAMs and RAMs displaying excessive soft error rates.

Memory Reliability is a Competitive Edge

EDC boosts memory reliability and gives you two competitive advantages:

1. Your system is more reliable.
2. Your field maintenance costs are reduced.

The demand for reliable system performance is increasing steadily. Reliability is a must for applications in aerospace, medical, banking, process control and on-line systems. Applications such as word-processors, small business systems and telecommunications also need memory reliability, as their users do not have the technical staff to handle system failures and are willing to pay for the convenience of smooth, error-free operation.

REFERENCES


1. Eric C. Westerfield, Four-Phase Systems, "Memory System Strategies for Soft and Hard Errors," Wescon, September, 1979.
2. "As Memory Density Quadruples Again, Designers Focus on Reliability," Electronic Design, January 18, 1979.
3. Robert Koppel, "RAM Reliability in Large Memory Systems – Significance of Predicting MTBF," Computer Design, February, 1979.
4. Robert Koppel, "RAM Reliability in Large Memory Systems – Improving MTBF with ECC," Computer Design, March, 1979.
5. A.V. Ferris-Prabhu, IBM General Technology Division, "Improving Memory Reliability Through Error Correction," Computer Design, July, 1979.
6. "Power-Line Disturbances Scorecard," Electronic Design, February 15, 1979.
7. "Alphas Stymie Statics," Electronics, March 15, 1979.
8. "Analyzing Computer Technology Costs," Computer Design, October, 1978.
9. "Alphas Cause Rift at ECC," Electronic Engineering Times, May 28, 1979.
10. Ernst L. Wall, ITT, "Applying the Hamming Code to Microprocessor-Based Systems," Electronics, November 22, 1979.

These devices are also characterized as:

AmZ8161
AmZ8162

DISTINCTIVE CHARACTERISTICS

- Quad high-speed I/O
- Provides complete Error Detection and Correction and dynamic RAM
- Three-state 24mA
- Three-state data output
- Inverting data bus
- Data bus latches
- Space saving 24-pin package
- 100% MIL-STD-883C



B-Bus

CO

S

OEY

D0

(B0) B0

Y0

D10

D11

Y1

(B1) B1

D01

LEY

GND

Note: P