

Keyboard/Video Terminal  
Interface



NATIONAL

53-110

Made in U.S.A.



# Keyboard/Video Terminal Interface

includes the following

- a) PDP11 BUS I/O FOR TERMINAL I/O
- b) PDP11 BUS I/O FOR GRAPHICS PROCESSOR
- c) PDP11 BUS NPK LOGIC FOR BOOT LOADING OF MICROPROGRAM
- d) optical paper tape reader interface
- e) Full Ascii Keyboard I/O
- e) Full Ascii video display / half screen graphics

17 Jan 78  
ARD



SYS MEM 9

CHAD MEM 10

DSP MEM 11

12

13

14

15

16

	A	B	C	D	E	F	G	H	I	J	K
SYS MEM 9	4096	4096	4096	4096	4096	4096	4096	4096	S153	S153	S153
CHAD MEM 10	4096	4096	4096	4096	4096	4096	4096	4096	S253	S253	S253
DSP MEM 11	4096	4096	4096	4096	4096	4096	4096	4096	4253	5253	5253
12	4096	4096	4096	4096	4096	4096	4096	4096	365	365	
13	4096	4096	4096	4096	4096	4096	4096	4096	8795	Ø8	Ø7
14	4096	4096	4096	4096	4096	4096	4096	4096	8795	Ø8	S138
15	4096	4096	4096	4096	4096	4096	4096	4096	LS175	LS157	LS166
16	4096	4096	4096	4096	4096	4096	4096	4096	LS175	LS157	LS166



	L	M	N																		
S32	LS153	LS153	LS153	LS153	LS153	LS153	LS153	LS153	LS153	LS153	RES	LS945	LS944	LS138	LS138						
S44	LS 133	8833	8833	6820	6820	6820	6820	6820	6820	6820	6820	6820	6820	6820	6820	6820	6820	6820	6820	6820	
164	RES	8833	8833	LINE CUT INT LINE	DSP ADD	CUR ADD	Char/line Control	PRINTER	KEYBOARD	DSP I/O											
S74	LS 193	8T95	8T95	8T95	8T95	LS993	LS993	LS993	LS993	LS993	LS993	LS993	LS993	Sφ8	LS320						
123	RES	RES	φ4	RES	RES	RES	RES	RES	RES	RES	RES	RES	RES	LS74	LS74	LS74	LS74	LS74	LS74	LS74	
X	Crippl	S324	S324	LS74	LS74	LS74	LS74	LS74	LS74	LS74	LS74	LS74	LS74	X	X	X	X	X	X	X	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16					

875078  
ABS











CN1

1		24	GND
2		23	
3		22	
4		21	
5		20	
6	GND	19	
7		18	GND
8		17	
9		16	
10		15	
11		14	
12	GND	13	

CN2 Keyboard / Photocodes

1	K0	-	L17/4	40	GND	
2	K1	-	L17/5	39	P1	- L21/4
3	K2	-	L17/12	38	P1	- L21/5
4	K3	-	L17/13	37	P2	- L21/12
5	GND			36	P3	- L21/13
6	K4	-	L18/4	35	GND	
7	K5	-	L18/5	34	P4	- L22/4
8	K6	-	L18/12	33	P5	- L22/5
9				32	P6	- L22/12
10	GND			31	P7	- L22/13
11	KSMOB	-	L17/9	30	GND	
12	clock	-	mn16/40	29	PSTR0BIE	- L22/9
13	Repeat	-		28	SPMR+	+ I23/1
14	Break	-		27	SPMR-	+ I23/2
15	GND			26	-12V	+ Q5/1
16	Paper	-	H11/2	25	GND	
17	Hex Is	-	H21/2	24	+5V	+ H10/16
18	TapR →	-	H21/1	23	+5V	+ H9/16
19	TapL ←	-	H21/13	22	+5V	+ H8/16
20	GND			21	+5V	+ H7/16

CN3

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20

CN4

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20







CNS

## INTERNAL INTERRUPT LINES

1	clock -		24	GND
2	INTA -	J207	23	C CLOCK -
3	-	J208	22	C INTA -
4	-	J209	21	-
5	-	J210	20	-
6	GND		19	-
7	-		18	GND
8	INTS -		17	-
9	EX-ILINE -		16	C INTS -
10			15	C EX-ILINE -
11			14	
12	GND		13	

## PROMER DATA/CONTROL

CNS

1	PD0 -	MN13/14	40	GND	
2	PD1 -	MN13/11	39	PCB1 -	MN13/18
3	PD2 -	MN13/12	38	PCB2 -	MN13/19
4	PD3 -	MN13/13	37		
5	GND		36		
6	PD4 -	MN13/14	35	GND	
7	PD5 -	MN13/15	34	PCA1 -	MN13/40
8	PD6 -	MN13/16	33	PCA2 -	MN13/39
9	PD7 -	MN13/17	32		
10	GND		31		
11	PC0 -	MN13/2	30	GND	
12	PC1 -	MN13/3	29		
13	PC2 -	MN13/4	28		
14	PC3 -	MN13/5	27	-12V	
15	GND		26	-12V	
16	PC4 -	MN13/6	25	GND	
17	PC5 -	MN13/7	24	+12V	
18	PC6 -	MN13/8	23	+12V	
19	PC7 -	MN13/9	22	+5V	
20	GND		21	+5V	



# CN7 UNIBUS IN CONTROL

1	BR4	-	CN3/1
2	BR5	-	
3	BR6	-	
4	BR7	-	
5	GND		
6	NARL	-	H27/13
7			
8			
9	INET	-	- I28/13
10	GND		
11	ACLO	-	
12	PCLO	-	
13	Power Fail L	+	H19/6
14	BSSYN	-	- H26/6
15	GND		
16	BmsYN	-	- H27/14
17			
18			
19	BBSY	-	CN3/19 - H27/3
20	GND		

48	GND		
39	B64	-	CN3/39
38	B65	-	
37	B66	-	
36	B67	-	CN3/26
35	GND		
34	NPGI	-	I27/4
33	60 Hz clock	+	CN3/33 + L8/15
32	60 Hz INT	-	CN3/32
31	clock int clear L	+	CN3/31
30	GND		
29	INTR	-	
28	SACK	-	- H27/6
27	PB0	-	
26	PB1	-	
25	GND		
24	CPL	+	+ H28/12
23	C1L	+	+ H28/15
22	BA16L	+	+ H28/1
21	BA17L	+	CN3/21 + H28/4

# CN8 UNIBUS DATA/ADDRESS IN

1	BDφL	+	CN4/1 + I29/15
2		+	+ I29/12
3		+	+ I29/4
4		+	+ I29/1
5	GND		
6		+	+ I30/15
7		+	+ I30/12
8		+	+ I30/4
9		+	+ I30/1
10	GND		
11		+	+ I31/15
12		+	+ I31/12
13		+	+ I31/4
14		+	+ I31/1
15	GND		
16		+	+ I32/15
17		+	+ I32/12
18		+	+ I32/4
19	BDISL	+	CN4/19 + I32/1
20	GND		


40	GND		
39	BAφL	+	CN4/40 + H29/1
38		+	+ H29/4
37		+	+ H29/12
36		+	+ H29/15
35	GND		
34		+	+ H30/1
33		+	+ H30/4
32		+	+ H30/12
31		+	+ H30/15
30	GND		
29		+	+ H31/1
28		+	+ H31/4
27		+	+ H31/12
26		+	+ H31/15
25	GND		
24		+	+ H32/1
23		+	+ H32/4
22		+	+ H32/12
21	BAISL	+	CN4/21 + H32/15

18 Jun 78  
AOP



# Video Sync Clock/Generator

## Crystal Oscillator






V rate = 59.5238 Hz

H rate = 15.625 KHz


interlaced scanning




20 Jan 78  
APD



# MPU Clock Generator & Scan Synchronization








20 Jan 78  
ARB




# SEQUENCE TIMING GATES (Dynamic Memory Times) Video Cloning





# TIMING


~ 70ns/div



20 Jan 78  
ARB



# Refresh Timing and Counter






Notes:

- a) Refreshing is performed during  $\phi 1$  MPU cycle and is thus transparent to the Processor
- b) Refreshing is performed during the Horizontal retrace time at the rate of two (2) addresses per scan
- c) Refreshing is performed in 2.03 ms.

20 Jan 78  
 ARB



# Motorola 6800 8 Bit Processor / Reset Logic




Reset by power turn on or simultaneous depression of Here is, Paper, Break, and Repeat Buttons.



MN4


8T95 06

11






6800 MPU

N3



MN7/25 03/12



20 Jan 78

ARB



# System Memory Organization

Basic:	0 - 63	PIA Registers / Registers
6	64 - 4K	SYSTEM MEMORY RAM
	4K - 8K	Character RAM
	8K - 32K	DISPLAY MEMORY RAM
	32K - 34K	Character ROM 6571A
	34 - 36K	Character ROM 6575
	36K - 64K	SYS ROM'S

The SYSTEM RAM  
Character RAM  
DISPLAY RAM

are driven by independent address lines and  
are read through separate Buses.



# Register Organization

Reg Set 0	0	ORA	High Byte Display Address Register	/ Output
	1	ORB	Low Byte Display Address Register	/ Output
	2	CRA	CA1	/ INIT
	3	CRB	disable INT	IRQ
Reg Set 1	4	ORA	High Byte Cursor Address Register	/ Output
	5	ORB	Low Byte Cursor Address Register	/ Output
	6	CRA	disable INT	
	7	CRB	CB1	/ Vertical Release $\overline{NMI}$
Reg Set 2	8	ORA	Current Scan Line	/ Input
	9	ORB	Interrupt Scan Line	/ Output
	A	CRA	disable INT	
	B	CRB	CB1	/ Scan Line $\overline{NMI}$
Reg Set 3	C	ORA	Character per Line	/ Output
	D	ORB	DSP Control	/ Mixed
	E	CRA	disable INT / $\overline{NMI}$ STROBE	$\overline{USED}$
	F	CRB	CB1	/ ODD Frame $\overline{NMI}$
Reg Set 4	10	ORA	High Byte Data from II DSP	/ INPUT
	11	ORB	Low Byte Data from II DSP	/ INPUT
	12	CRA	CA1/CA2	/ INPUT DATA Ready DSP
	13	CRB	disable INT	IRQ
Reg Set 5	14	ORA	High Byte Data to II DSP	/ Output
	15	ORB	Low Byte Data to II DSP	/ Output
	16	CRA	CB1	/ 60Hz clock
	17	CRB	CB1/CB2	/ OUTPUT DATA Ready DSP
Reg Set 6	18	ORA	Low Byte Data from II / Punched	/ INPUT
	19	ORB	Low Byte Data to II / Keyboard	/ OUTPUT
	1A	CRA	CA1/CA2	/ INPUT Data Ready Punched
	1B	CRB	CB1/CB2	/ OUTPUT Data Ready Keyboard

20 Jan 78  
APD



Reg Set 7	1 C	ORA	Keyboard ASCII	/ INPUT	
	1 D	ORB	Keyboard Control Keys	/ INPUT	
	1 E	CRA	CA1	/ Data Ready	<u>IRQ</u>
	1 F	CRB	disable INT	/ BELL Control	<u>USED</u>

Reg Set 8	2 4	ORA	PRINTER Control	/ Mixed	
	2 1	ORB	PRINTER Characters	/ output	
	2 2	CRA	CA1/CA2	} IRQ's tied together	
	2 3	CRB	CB1/CB2		/ Printer finished

Reg Set 9	2 4	ORA	Photoreader	/ INPUT	
	2 5	ORB	NPR Control	/ MIXED	
	2 6	CRA	CA1/CA2	/ Data Ready Photoreader	<u>IRQ</u>
	2 7	CRB	CB1/CB2	/ Transfer finished NPR	<u>IRQ</u>

Reg Set 10	2 8	ORA	High Byte NPR Address	/ OUTPUT	
	2 9	ORB	Low Byte NPR Address	/ OUTPUT	
	2 A	CRA	disable INT or Key Tape ←		<u>IRQ</u>
	2 B	CRB	disable INT or Key Tape →		<u>IRQ</u>

Reg Set 11	2 C	ORA	High Byte Data full	/ OUTPUT	
	2 D	ORB	Low Byte Data full	/ OUTPUT	
	2 E	CRA	disable INT or Key Hole IS		<u>IRQ</u>
	2 F	CRB	disable INT or Key Paper		<u>IRQ</u>

Reg Set 12	3 0	ORA	High Byte from II	/ INPUT	
	3 1	ORB	Low Byte from II	/ INPUT	
	3 2	CRA	disable INT or Key Break		<u>IRQ</u>
	3 3	CRB	disable INT or Key Repeat		<u>IRQ</u>

Reg Set 13      Not Used



Reg Set 14

Not used

Reg Set 15


Not used

20 Jan 78  
APD




# MPU Memory Address Decoding

## ROM Selection Q26




## Q25





# RAM Selection




20 Jan 78  
ARB




# Reg/PIA Selects

Chord





# Character RAM / SYSTEM RAM Read/write Control Logic




20 Jan 78  
ARR




# Display Memory Selection / By MPU / By Display Sequence

K14







20 Jan 78  
ARO



## Special Notes on the Interrupt Logic

The 6800 has only two interrupt levels for externally triggered program interrupts.

A multilevel Vectored interrupt Logic system has been added to provide up to 16 levels for  $\overline{IRQ}$ 's and up to 8 levels of  $\overline{NMI}$ 's.

Three  $\overline{NMI}$  levels are implemented for the CRT Display Control.

Sixteen  $\overline{IRQ}$  levels are implemented for all remaining Control Functions.

The normal  $\overline{NMI}$  and  $\overline{IRQ}$  vectors are located at  $FFFF/FFFC$  and  $FFF9/FFF8$  respectively, however the logic modifies the memory addressing such that each interrupt level selects an independent vector from the System RAM. The addressing selects locations  $0FFF$  to  $0FDA$  as shown on the next page.

Lowest

Highest




Priority levels	Vector Address	Function
lowest #16	IRQ $\Phi FFE \text{ : } F$	Key Repeat
#15	IRQ $\Phi FF C \text{ : } D$	Key Break
#14	IRQ $\Phi FFA \text{ : } B$	Key Paper
#13	IRQ $\Phi FF 8 \text{ : } 9$	Key Here Is
#12	IRQ $\Phi FF 6 \text{ : } 7$	Key Tape →
#11	IRQ $\Phi FF 4 \text{ : } 5$	Key Tape ←
#10	IRQ $\Phi FF 2 \text{ : } 3$	NPR TRANS
#9	IRQ $\Phi FF 0 \text{ : } 1$	DSP OUTPUT DATA
#8	IRQ $\Phi FEE \text{ : } F$	DSP INPUT DATA
#7	IRQ $\Phi FEC \text{ : } D$	Data OUT to PDP11
#6	IRQ $\Phi FE A \text{ : } B$	Data IN from PDP11
#5	IRQ $\Phi FE 8 \text{ : } 9$	Keyboard
#4	IRQ $\Phi FE 6 \text{ : } 7$	PRINTER
#3	IRQ $\Phi FE 4 \text{ : } 5$	Photoreader
#2	IRQ $\Phi FE 2 \text{ : } 3$	60HZ Clock
#1	IRQ $\Phi FE 0 \text{ : } 1$	BUS INIT (CPU)
#3	NMI $\Phi FDE \text{ : } F$	LINE SCAN
#2	NMI $\Phi FDC \text{ : } D$	VERTICAL BLANK
Highest #1	NMI $\Phi FDA \text{ : } B$	ODD FRAME

20 Jan 78  
ARR




# Line Counter Write Logic / MPU BUS Control Logic



L14/1  
P22/1  
Q17/3  
Q22/1

# NMI / IRQ Address Decode




06/1




NMI or IRQ Access Control


Enable Data to Regs & RAMS  
from MPU



Enable Data to MPU  
from ROM's



Enable Data to MPU  
from RAM's & Reg



21 Jan 78  
ARB


















SI	SD	Select
0	0	Registers (PIA's)
0	1	64-Kb SYS Mem
1	0	4K-8K Char Mem L
1	1	DSP RAM

P17/13

O23/6

P3/5

O23/2


L11/14

J13/5


22 Jan 78  
RBB



# MPU Data Bus Decoder to Regs / Select Logic for ROM's








Select	
SI	SO
0	0
0	1
1	0
1	1

32K-48K ROM  
 Char Rom #1  
 Char Rom #2  
 48K-64K ROM

225a78  
 APB




# 4K Dynamic System Memory & Address Drivers





# DATA INPUT




# DATA OUTPUT

22 Jan 78  
 ASD




# 4K Dynamic Character Memory Addressing Drivers





DATA INPUT




DATA OUTPUT

23 Jan 78  
ARB




# 24K Display Storage Memory Address Drivers






I13 8T95




I14 8T95




23 Jan 78  
ARB



# 24K Dynamic Display Memory Connections








L6/3      L6/13      L7/3      L7/13  
 I16/4      I16/5      I16/12      I16/13

23 Jan 78  
 APP



# Data and Data Control signals to the PIA's











Reg Set Ø

# Display Base Address & Current Address Register





# Reg Set 1 CURSOR ADDRESS Address Comparator




24 Jan 78  
ARB



# Reg Cat 2

## Scan Line & Scan Line interrupt

Row












# Video Timing & Scan Control



## Access Blanking







25 Jan 78  
ABD



# Video Dot Scanner & Character/Graphic Selector

Character Memory Data

J15

L4/4

CD0

2

4

L4/12

CD1

3

7

L5/4

CD2

5

LS157

9

L5/12

CD3

6

11

14

14

13

12

1

15

L6/4

CD4

2

A

J16

4

L6/12

CD5

3

B

7

L7/4

CD6

5

6

LS157

9

L7/12

CD7

11

14

14

13

12

SP

2

15

Q13/5

B GRAPHIC

Display Memory Data

H16/14

DSP0

4

D

Q

J15

2

Buffer Display Data

BCD0

I14/14

G16/14

DSP1

5

D

Q

7

BCD1

I14/12

F16/14

DSP2

12

D

Q

10

BCD2

H14/13

E16/14

DSP3

13

D

Q

15

BCD3

H14/13

9

I

J16

D16/14

DSP4

4

D

Q

2

BCD4

J14/13

C16/14

DSP5

5

D

Q

7

BCD5

J14/13

B16/14

DSP6

12

D

Q

10

BCD6

I14/13

A16/14

DSP7

13

D

Q

15

BCD7

I14/13

O15/2

Next JL

9

I

2

H15/9

1.5K

L12


15

15

H15/9



# K15



25 Jun 78  
AR0




Reg. Set 7

# ASCII Keyboard Input



MN14

020/3

38  
H5 IRR




6820



Q17/4 75Hz






25 Jan 78  
APD




AN19


02P/4 / 38  
#6 IRQ



L19 Pamber Buffer



L24



J17/4

L18/1  
L21/1

WLPAB J18/3

Keyboard Buffer




02P/6 / 37  
H7 IRQ

37A CB2  
38A CA1

19  
18



PRB - Printer Buffer  
 PRS - Printer Status  
 KBB - Keyboard Buffer  
 KBS - Keyboard Status



25 Jan 78  
 APO



MAN17

02P/11

35

INQA CA1

40

#8 INQA

CA2

39

L23

PB0	10	/	2		4	/	UD0	J29/4	L19/4
PB1	11	/	7		5	/	UD1	J29/5	L19/5
PB2	12	/	10	LS175	12	/	UD2	J29/12	L19/12
PB3	13	/	15		13	/	UD3	J29/13	L19/13

L24

PB4	14	/	2		4	/	UD4	J30/4	L20/4
PB5	15	/	7		5	/	UD5	J30/5	L20/5
PB6	16	/	10	LS175	12	/	UD6	J30/12	L20/12
PB7	17	/	15		13	/	UD7	J30/13	L20/13

L25

PA0	2	/	2		4	/	UD8	J31/4	
PA1	3	/	7		5	/	UD9	J31/5	
PA2	4	/	10	LS175	12	/	UD10	J31/12	
PA3	5	/	15		13	/	UD11	J31/13	

L26

PA4	6	/	2		4	/	UD12	J32/4	
PA5	7	/	7		5	/	UD13	J32/5	
PA6	8	/	10	LS175	12	/	UD14	J32/12	
PA7	9	/	15		13	/	UD15	J32/13	

37

INQA CA1

18


CA2

19

L22/5



- DIB - Display Input Buffer
- DIAS - Display Input Status Input
- DOB - Display Output Buffer
- DOBS - Display Output Status




26 Jan 78  
 ARB




Reg Set S

Display Processor Output Data to UNIBUS




Display Processor Output Buffer

PA0	10	/	DOB4	K17/11
PA1	11	/	DOB5	K17/5
PA2	12	/	DOB2	K18/11
PA3	13	/	DOB3	K18/5
PA4	14	/	DOB4	K19/11
PA5	15	/	DOB5	K19/5
PA6	16	/	DOB6	K20/3
PA7	17	/	DOB7	K21/3
6820	PA8	2	DOB8	K22/3
	PA9	3	DOB9	K22/6
	PA10	4	DOB10	K22/10
	PA11	5	DOB11	K22/13
	PA12	6	DOB12	K23/3
	PA13	7	DOB13	K23/6
	PA14	8	DOB14	K23/10
PA15	9	DOB15	K23/13	









26 Jun 78  
ARR



MNI 3




Printer Control



38

Printer Data



019/4






Reg Set 9

# Photoreader & NPR Control


MN20

017/13

38  
#3 DR




6280




020/14

37  
H10 INQ








26 Jan 78  
 ARB




# NPR Transfer Control Logic



J28/15 SS22 H  
 J22/11 INT L  
 M28/40 INT H  
 I25/2 M28 H

H27/3 PBOSYL  
 I224 force NAR H  
 H26/6 PBSSW L  
 CN7/9 PINT L  
 PMSW L  
 H27/10





26 Jun 78  
ARS



Reglet 10

# NPR Address Register

MN23

021/3 / 38  
H11 DRQ

DATA CAR  
CAR2

40  
39

STAPE ← I24/13

## Low 16 Bits of NPR Address

PB0	10	/	NA0	H29/2
PB1	11	/	NA1	H29/5
PB2	12	/	NA2	H29/11
PB3	13	/	NA3	H29/14
PB4	14	/	NA4	H30/2
PB5	15	/	NA5	H30/5
PB6	16	/	NA6	H30/11
PB7	17	/	NA7	H30/14

6820

PA0	2	/	NA8	H31/2
PA1	3	/	NA9	H31/5
PA2	4	/	NA10	H31/11
PA3	5	/	NA11	H31/14
PA4	6	/	NA12	H32/2
PA5	7	/	NA13	H32/5
PA6	8	/	NA14	H32/11
PA7	9	/	NA15	H32/14



021/4 / 37  
H12 DRQ

DATA CAR  
CAR2

18  
19

STAPE → I24/3





28 Jan 78  
ABD



MN22

021/6

38  
H13 ITR

IRGACAI  
CA1  
CA2

40  
39

Here IS

MN14/13

PB0	10	/	ND0	K17/10
PB1	11	/	ND1	K17/6
PB2	12	/	ND2	K18/10
PB3	13	/	ND3	K18/6
PB4	14	/	ND4	K19/10
PB5	15	/	ND5	K19/6
PB6	16	/	ND6	K20/4
PB7	17	/	ND7	K21/4

6820

PA0	2	/	ND8	K22/2
PA1	3	/	ND9	K22/5
PA2	4	/	ND10	K22/11
PA3	5	/	ND11	K22/14
PA4	6	/	ND12	K23/2
PA5	7	/	ND13	K23/5
PA6	8	/	ND14	K23/11
PA7	9	/	ND15	K23/14

021/11

37  
H14 ITR

IRGOS  
CA1  
CA2

18  
19

PAca



MN14/12





MN25

Break

021/13  
45 IRQ




021/14  
416 IRQ





Day of the White Hurricane! 26 Jan 78  
ARB



# UNIBUS ADDRESS Drivers / Receivers








27 Jan 78  
APB




UNIBUS Address Drivers / Receivers



27 Jan 78  
ADD



# Interrupt Latches




5 July 80  
25 May 78  
AR0



# Description of UNIBDS Addressable Locations

## Terminal Input/Output

Keyboard Status Register (KBS) 777560<sub>8</sub>



15-8 Unused  
7 Done

Character available in Buffer, cleared by INIT; cleared by reading the data buffer. Causes interrupt when IE = 1.  
Read only

6 Interrupt Enable

When set, it enables DONE to cause an interrupt at BR4  
Normal Vector 60<sub>8</sub> - 63<sub>8</sub>  
(determined by CPU Microcode)

5-0 Unused

Keyboard Buffer Register (KBR) 777562<sub>8</sub>



15-8 Unused


7-0 Data Buffer

Holds character keyed in from keyboard or read by photoreader

Read only



Printer Status Register (PRS) 777564<sub>8</sub>




15-8 Unused

7 Ready Printer available, is set when printing is complete, is reset by data stored into printer buffer. Set by Init. Read only.

6 Interrupt Enable When set enables Ready to cause interrupt. Cleared by Init. Normal Vector 64<sub>8</sub>-67<sub>8</sub> (determined by CPU Microcode)

5-0 Unused

Printer Buffer (PRB) 777566<sub>8</sub>




15-8 Unused

7-0 Data Buffer Transfers data from the Units to the printer. Write only



# Display Processor INPUT/OUTPUT

DSP RESULT STATUS REGISTER 776670<sub>8</sub>



15-8 Unused

7 Done

Operation Complete, Output data available in DSP output Buffer (if applicable). Cleared by reading Buffer, Causes interrupt when IE = 1  
Read only

6 Interrupt Enable

when set allows Done to cause an interrupt at BR4  
Normal Vector 170<sub>8</sub> - 173<sub>8</sub>  
(determined by CPU Microcode)

5-0 Unused

DSP RESULT Buffer Register 776672<sub>8</sub>




15-0 Data Buffer

Holds data from DSP Processor

Read only



## DSP FUNCTION Status Register

776674<sub>h</sub>

15-8 Unused

7 Ready

Function Complete, is reset by data  
is read in the Function Buffer, set by init  
Read only

6 Interrupt Enable

when set allows ready to cause interrupt  
cleared by Init

Normal Vector 174<sub>h</sub> - 177<sub>h</sub>  
(determined by CPU Microcode)

5-0 Unused

## DSP FUNCTION Buffer Register

776676<sub>h</sub>


15-0 FUNCTION Buffer

Holds data for DSP Processor  
write only


27 Jan 78  
ARJ



# UNIBUS Address Decoding







Read Decoding

7	776676	
9	776674 RFS	K24/13
10	776672 RRG	K24/3 J23/13
11	776670 RRS	K24/12
12	777566	
13	777564 RRRS	K24/11
14	777562 RHBB	K24/1 K32/13
15	777560 RHGS	K24/14

Low Byte Write Decoding

7	776676 WLFB	J22/15 L24/9
9	776674 WLFS	J21/13
10	776672	
11	776670 WLRS	J20/13
12	777566 WLPRB	J18/3 K32/3
13	777564 WLPRS	J1E/13
14	777562	
15	777560 WLROS	J17/13


High Byte Write Decoding

7	776677 WLHFB	J22/14 L25/9
9	776675	
10	776673	
11	776671	
12	777567	
13	777565	
14	777563	
15	777561	

27 Jan 78  
APB



# Data to UNIBOS Encode/Selector





<u>Code</u>	Bits to Unibus	$\overline{GS}$	$\overline{C}$	$\overline{B}$	$\overline{A}$
NPR DATD(S)	15 - $\phi$	$\phi$	$\phi$	$\phi$	$\phi$
RRB	15 - $\phi$	$\phi$	$\phi$	$\phi$	1
RHBB	7 - $\phi$	$\phi$	$\phi$	1	1
RFS	7, 6	$\phi$	1	$\phi$	$\phi$
RRS	7, 6	$\phi$	1	$\phi$	1
RPRS	7, 6	$\phi$	1	1	$\phi$
RKBS	7, 6	$\phi$	1	1	1
None		1	1	1	1

Bits 6, 7      7 times      enabled by  $\overline{GS} = \phi$   
 Bits 15-8      2 times      enabled by  $\overline{B} = \overline{C} = \phi$   
 Bits 5- $\phi$       3 times      enabled by  $\overline{C} = \phi$




27 Jan 78  
ARR



# Data Selectors


Bits 6-15

K21







K23



K22




27 Jan 78  
ARRB








K17





27 Jan 78  
ABD



# UNIBUS DATA Driver / Receiver









27 Jan 78  
ARIS



# Character Rom's





Q29

6571A

21	RS4	Q30/8
22	RS1	Q30/7
23	RS2	Q30/6
24	RS3	Q30/5
15	A4	Q30/4
16	A1	Q30/3
12	A2	Q30/2
11	A3	Q30/1
9	A4	Q30/23
8	A5	Q30/22
4	A6	Q30/19

026/4	17	D4
026/12	7	D1
P26/4	18	D2
P26/12	6	D3
025/4	19	D4
025/12	5	D5
P25/4	20	D6

-3V0	1	VBP
15	13	VSS
	2	VCC
	3	VDD

28 Jan 78  
ARQ




36-48H Rom

(2)

24x8

Blocks





029  
2716

027  
2716



A0	8		N27/8
A1	7		N27/7
A2	6		N27/6
A3	5		N27/5
A4	4		N27/4
A5	3		N27/3
A6	2		N27/2
A7	1		N27/1
A8	23		N27/23
A9	22		N27/22
VP	19		N27/19
VP	21		N27/21

00	9		026/6
01	10		026/10
02	11		P26/6
03	13		P26/14
04	14		025/6
05	15		025/14
06	16		P25/6
07	17		P25/14

18 1 20  
—  
026/10

18 1 20  
—  
026/11

11E-A7D  
ARD



48-64M Rom in 2Kx8 Blocks

N27  
2716

N29  
2716

N34  
2716

N32  
2716

027/8		8	A0
027/7		7	A1
027/6		6	A2
027/5		5	A3
027/4		4	A4
027/3		3	A5
027/2		2	A6
027/1		1	A7
027/23		23	A8
027/22		22	A9
027/19		19	A10
027/21		21	VEP

026/3		9	010
026/13		10	01
026/3		11	02
026/13		13	03
025/3		14	04
025/13		15	05
025/3		16	06
025/13		17	07

48-64M  
P0/P0M E3

18 | 20

Q25/15

50-54M

18 | 20

Q25/14

52-54M

18 | 20

Q25/13

54-56M

18 | 20

Q25/12




L32  
2716

L30  
2716

L29  
2716

L27  
2716




11 Feb 78  
ARD




# Memory Bias Protect Circuit

Hardwired on PC Board








repeated array

27 Jan 78  
ARP




# Repeat Divider




N2/3


# Bell Sounder







Added 18 Feb 1979  
No change noted  
in quality of Dats





# IC Types & Location

IC Type	Location	Pages
A9 - A16	4096 Memory	22, 23, 25
B9 - B16	"	
C9 - C16	"	
D9 - D16	"	
E9 - E16	"	
F9 - F16	"	
G9 - G16	"	
H9 - H16	"	



		<u>Page</u>
H17	LSφ8	41
H18	RES	29
H19	RES	11, 31
H20	LS132	11, 53
H21	LSφL	11
H22	RES	31
H23	LSφφ	44
H24	LSφ8	44
H25	LS133	44
H26	38	44, 53
H27	38	37
H28	8838	41
H29	8838	40
H30	8838	40
H31	8838	40
H32	8838	40

27 Jan 78  
ARB



I9	S153	22
I10	S253	23
I11	S253	24
I12	365	24
I13	8T95	24
I14	8T95	24
I15	LS175	34
I16	LS175	34



I17	LS136	29		
I18	LS86	29	LS136	45
I19	RES	29	LS136	45
I20	LS00	31	LS136	45
I21	LS14	31	LS136	45
I22	LS20	11	LS136	45
I23	RES	53	LS136	45
I24	LS02	44	LS136	45
I25	LS133	44	LS136	45
I26	RES	36, 44	LS136	45
I27	RES	37	LS136	45
I28	8837	37		
I29	8838	48		
I30	8838	48		
I31	8838	48		
I32	8838	48		

27 Jan 78

ARB



J9 LS153 22

J14 LS253 23

J11 LS253 24

J12 365 23

J13 48 16

J14 48 16

J15 LS157 34

J16 LS157 34



J17	LS74	32	
J18	LS74	32	
J19	SØ8	32, 34	
J20	LS74	34	
J21	LS74	33	
J22	Ø8	33	
J23	*LS74	41	
J24	LS138	44	
J25	LS138	44	
J26	16	36, 37	
J27	Ø4	36, 37	
J28	LSØ8	36	
J29	LS175	39	
J30	LS175	39	
J31	LS175	39	
J32	LS175	39	

27 Jan 78  
ARD



K9	LS153	22
K10	LS253	23
K11	LS253	24
K12	X	
K13	84	16
K14	LS138	16
K15	165	30



H17	LS153	47
H18	LS153	47
H19	LS153	47
H20	LS151	46
H21	LS151	46
H22	LS157	46
H23	LS157	46
H24	148	45
H25	LS138	44
H26	LS74	36
H27	LS74	36
H28	LS74	37
H29	LS44	36, 37
H30	LS42	36, 37
H31	LS48	37
H32	LS74	41



L1	32	14, 15, 16
L2	∅∅	8, 15
L3	32	15
L4	LS153	2∅
L5	LS153	2∅
L6	LS153	2∅
L7	LS153	2∅
L8	∅∅	8, 34, 29
L9	LS157	16
L10	LS3∅	14
L11	LS138	14
L12	RES	14, 3∅
L13	LS∅5	14
L14	LS∅4	15, 16, 18, 2∅, 21.
L15	LS138	15
L16	LS138	15



L17	LS175	31
L18	LS175	31
L19	LS175	32
L20	LS175	32
L21	LS175	36
L22	LS175	36
L23	LS175	33
L24	LS175	33
L25	LS175	33
L26	LS175	33
L27		
L29		
L34		
L32		



m1	Sφ4	9
m2	X	
m3	LS133	18
m5	8833	24
m26	8833	21

N1	164	8
N2	S132	8, 9
N3	RES	7, 8, 11
N5	8833	24
N26	8833	21

N27

N29

N34

N32



MN 4	6800		11		
MN 7	6820		26, 28		
MN 8	6820		26, 27		
MN 10	6820		26, 27		
MN 11	6820		26, 28		
MN 13	6820		26, 35		
MN 14	6820		26, 31		
MN 16	6820		26, 34		
MN 17	6820		26, 33		
MN 19	6820		26, 32		
MN 20	6820		26, 36		
MN 22	6820		26, 39		
MN 23	6820		26, 39		
MN 25	6820		26, 38		

27 Jan 78  
ARD



01	S74	8	
02	LS193	8	
03	33	8	
04	8T95	11	
05	8T95	11	
06	8T95	11	
07	LS193	28	
08	LS193	28	
09	LS193	27	
010	LS193	27	
011	LS193	27	
012	LS193	27	
013	LS193	28	
014	LS193	28	
015	LS48	29	14
016	X		



017	8T95	19		0
018	LS174	19		0
019	LS174	19		0
020	LS174	19		0
021	LS174	19		0
022	LS42	18		0
023	LS14	18, 20		0
024	LS44	20, 21		0
025	LS153	21		0
026	LS153	21		0
027		18		0
028		18		0
029		20		0
030		20		0
031		20		0
032				0



P1	123	8
P2	RES	8
P3	LS14	8, 15
P4	RES	29
P5	84	7
P6	RES	27, 28
P7	LS266	28
P8	LS266	28
P9	LS266	27
P10	LS266	27
P11	LS266	27
P12	LS266	27
P13	LS32	28
P14	LS32	28, 29
P15	LS74	29
P16	LS74	29



P17	LS48	18, 19		
P18	LS11	19		
P19	148	19		
P20	148	19		
P21	148	19		
P22	LS46	18, 19		
P23	LS11	18		
P24	LES	49		
P25	LS153	21		
P26	LS153	21		
P27				
P29				
P30				
P32				

27 Jan 78  
ARD



Q1	X	
Q2	Crystal	7
Q3	4024	7
Q4	LS74	7
Q5	5320	7
Q6	LS74	7
Q7	LS74	10
Q8	00	9, 10
Q9	LS193	10
Q10	LS193	10
Q11	X	
Q12	08	29
Q13	LS74	29
Q14	LS74	29
Q15	LS74	29
Q16	S74	29



Q17	LS74	19
Q18	RES	19, 53
Q19	123	53
Q20	X	
Q21	LS08	41
Q22	X	
Q23	X	
Q24	RES	49
Q25	LS138	14
Q26	LS138	14
Q27	MC6575	Character Rom
Q29	MC6571A	Character Rom
Q30		
Q32		

27 Jan 78  
ARD



# Keyboard Specifications

TM-20K433 Page 1 of 4

## ELECTRICAL DESCRIPTION.

- 4.0
- 4.1 Input power requirements: +5 VDC  $\pm$  5% @ 200 Ma Max.  
-12 VDC  $\pm$  10% @ 50 Ma Max.
- 4.2 Output signals:
- 4.2.1 TTL compatible signal.
- 4.2.1.1 The strobe, Bits.1 through 7, I<sub>APE</sub> and I<sub>APE</sub> provide TTL compatible signals with the following logic levels:  
 $2.4v < "1" < 5.5v$   
 $0v < "0" < 0.4v$
- 4.2.2 The strobe, I<sub>APE</sub> and I<sub>APE</sub> idle at logic "1" and change from logic "1" to "0" to "1" upon switch depression. Bits 1 through 7 follow the positive logic convention.  
Non TTL compatible signals.
- 4.2.2.1 Stations 15, 16, 48 and 49 provide contact closures to ground when depressed.
- 4.3 Parity: NONE .
- 4.4 Strobe signal is delayed 10 milliseconds nominal to allow data to stabilize.
- 4.5 Rollover:



4.4 Strobe signal is delayed 10 milliseconds nominal to allow data to stabilize.

4.5 Rollover:

4.5.1 Two key rollover description. If a key is depressed before a previously operated key is released, the output code of that second key is transmitted after the first key is released.

4.6 Schematic diagram: ref. drawing no. 710107-E64.

4.7 Test Cable: ref. drawing no. 701106-E48.



DRAWING NUMBER  
720731-K1

Page 2

18F-675  
ASD

65



4.8 Coding. Seven bit coding per Table II.

TABLE II (Column/Row Code)

STA.	US	U CASE	SHIFT	CONT	STA.	US	U CASE	SHIFT	CONT
1	UPPER CASE				25	6/9	4/9	4/9	0/9
2	3/1	3/1	2/1	---	26	6/15	4/15	4/15	0/15
3	3/2	3/2	2/2	---	27	7/0	5/0	5/0	1/0
4	3/3	3/3	2/3	---	28	4/0	4/0	6/0	0/0
5	3/4	3/4	2/4	---	29	5/11	5/11	7/11	1/11
6	3/5	3/5	2/5	---	30	5/15	5/15	5/15	1/15
7	3/6	3/6	2/6	---	31	0/10	0/10	0/10	0/10
8	3/7	3/7	2/7	---	32	0/13	0/13	9/13	0/13
9	3/8	3/8	2/8	---	33	CTRL			
10	3/9	3/9	2/9	---	34	SHIFT LOCK			
11	3/0	3/0	---	---	35	6/1	4/1	4/1	0/1
12	2/13	2/13	3/13	---	36	7/3	5/3	5/3	1/3
13	5/14	5/14	7/14	1/14	37	6/4	4/4	4/4	0/4
14	5/12	5/12	7/12	1/12	38	6/6	4/6	4/6	0/6



12	2/13	2/13	3/13	---	36	7/3	5/3	5/3	1/3
13	5/14	5/14	7/14	1/14	37	6/4	4/4	4/4	0/4
14	5/12	5/12	7/12	1/12	38	6/6	4/6	4/6	0/6
15	HERE IS				39	6/7	4/7	4/7	0/7
16	PAPER ADVANCE				40	6/8	4/8	4/8	0/8
17	1/11	1/11	1/11	1/11	41	6/10	4/10	4/10	0/10
18	7/1	5/1	5/1	1/1	42	6/11	4/11	4/11	0/11
19	7/7	5/7	5/7	1/7	43	6/12	4/12	4/12	0/12
20	6/5	4/5	4/5	0/5	44	3/11	3/11	2/11	---
21	7/2	5/2	5/2	1/2	45	3/10	3/10	2/10	---
22	7/4	5/4	5/4	1/4	46	5/13	5/13	7/13	1/13
23	7/9	5/9	5/9	1/9	47	7/15	7/15	7/15	7/15
24	7/5	5/5	5/5	1/5	48	REPT			

DRAWING NUMBER

720731-K1



Page 4

18F & 78  
ARD




4.8 (cont'd)

STA.	US	U CASE	SHIFT	CONT
49	BREAK			
50	SHIFT			
51	7/10	5/10	5/10	1/10
52	7/8	5/8	5/8	1/8
53	6/3	4/3	4/3	0/3
54	7/6	5/6	5/6	1/6
55	6/2	4/2	4/2	0/2
56	6/14	4/14	4/14	0/14
57	6/13	4/13	4/13	0/13
58	2/12	2/12	3/12	---
59	2/14	2/14	3/14	---
60	2/15	2/15	3/15	---
61	SHIFT			



59	2/14	2/14	3/14	---
60	2/15	2/15	3/15	---
61	SHIFT			
62	TAPE ←			
63	TAPE →			
64	2/0	2/0	2/0	2/0



**CLARE-PENDAR**  
A GENERAL INSTRUMENT COMPANY

DRAWING NUMBER  
720731-K1

---

Page 5

5

18F-878  
APD



4.9 Pin assignments (card edge only, ref. 3.2). Reference Table III and Fig. A.

TABLE III

DATA CONNECTOR		SWITCH CONNECTOR	
Pin	Function	Pin	Function
1	BIT 6	1	X1
2	Switch Connector Pin J	2	X2
3	BIT 1	3	X3
4	BIT 3	4	X4
5	REPT	5	X5
6	TAPE ←	6	OPEN
7	TAPE →	7	GROUND
8	GROUND	8	GROUND
9	+5 VDC	A	Y1
10	-12 VDC	B	Y2
A	BIT 7	C	Y3
B	BIT 5	D	Y4
C	BIT 2	E	OPEN
D	BIT 4	F	OPEN
E	BREAK	H	Data Connector Pin F
F	Switch Connector Pin H	J	Data Connector Pin 2
H	Strobe		
J	HERE IS		
K	PAPER ADV		
L	800 HZ Clock		



J	HERE IS
K	PAPER ADV
L	800 HZ CLOCK






FIG. A

	DRAWING NUMBER 720731-K1
Page 6	


68

18FB78  
ARD









TM 20K433 8/29


SCALE FULL	ITEM	PART NO	DISCRPTION	QTY
10L EXCEPT AS NOTED  XX ± .02 XXX ± .010 FRACT: 1/32 ANG: 0° 30' FINISH J	DWG	BECKHAM	8-14	
	CHK	SEKUNAL	8-12	
	APP	ENGLER	8-11	
	APP	WOL	8-11	
	CUST TEXAS INSTRUMENTS #4		<b>CLARE-PENDAR</b> TITLE: KEYBOARD ASSY., G4 STA	
	NO	959326	CODE	97
	NO	959326	DRAWING NUMBER	720731-K1
	EWO	KEWO 4366	DO NOT	WING SHEET

18 Feb 78  
ARO










PART No.	DESCRIPTION	QTY	ITEM	PART NO	DISCRPTION	QTY
C2	.01MF @ 25VMMN	1				
C4	50MF	1				
C5	15MF	1				
C1	100PF @ 25V MIN	1				
C3, C6	.01MF	2				
R7	1KΩ 1/4W ±10%	1				
R1	100KΩ 1/4W ±5%	1				
X6	SN74121N	1	R2, R6, R9		5.6KΩ 1/4 ±10%	6
C7	1MF @ 25V	1	X1, X2		SN7474	2
RB	22KΩ 1/4W ±5%	1	X3, X4		SN7400	2
			X5		T1 ROM II	1

SCALE	ITEM	PART NO	DISCRPTION	QTY
TOL EXCEPT AS NOTED	DWG 8-10-72	CHK 15-11-72	APP 15-11-72	
XX ± .01	APP			
XXX ± .005				
FRACT 1/32	CUST T1 4			
ANG ± 0°	PCR 700409-E129			
FINISH J	8-8-72			
	NO 720731-K1			
	EWO KEWO4366			



Tm rot 433 B/px


TITLE  
FUNCTIONAL SCHEMATIC

CODE IDENT NO. 97564	DRAWING NUMBER 710107-E64
-------------------------	------------------------------


DO NOT SCALE DRAWING SHEET

18 Feb 75  
ARD









SCALE	FILE	ITEM	PART NO	DISCRPTION	QTY
10X EXCEPT AS NOTED	DWG Beckman 12/16	CHK SEDRAHL 9/21/72		<b>CP CLARE-PENDAR</b>	
XXL 01	APP 1/11/74	APP 2/22		TM 20K433 alp3	5
AXXL 015	CUST TEXAS INSTRUMENTS #24			TITLE	
FRACT: 1/32	PER 859306			PANEL CUTOUT	
ANG 10' 50"	IN. 20731-PC1			CODE IDENT NO	DRAWING NUMBER
FINISH J	L. HWO 420			97564	720731-PC1
				DO NOT SCALE DRAWING	SHEET

18 Feb 78  
ABD



# 36 pin interconnect Cable

) signifies  
twisted pair

1	K0	BLUE )
2	K1	White )
3	K2	Green )
4	K3	Red )
5	K4	White )
6	K5	Red )
7	K6	ORANGE )
8	—	Black )
9	GND	Red/Blue
10	HSTROB	Black )
11	clock	White )
12	Repeat	Red )
13	Break	Yellow )
14	PAPER	Red )
15	Here IS	Brown )
16	Tape →	Red )
17	Tape ←	Orange )
18	GND	Black / Green
19	GND	ORANGE
20	P0	Green )
21	P1	Yellow )
22	P2	Black )
23	P3	Yellow )
24	P4	Black )
25	P5	Brown )
26	P6	Black )
27	P7	Red )
28	GND	Green
29	PSTROBE	White )
30	SPKR	Green )
31	BPKR	Brown )
32	-12V.	Green )
33	+5	Blue )
34	+5	Black )
35	+5	Blue )
36	+5	Green )



# Printer Parallel Interface Cable

cable


board Pins

1 D0  
 2 D1  
 3 D2  
 4 D3  
 5 D4  
 6 D5  
 7 D6  
 8 D7  
 9 GND  
 10 C0  
 11 C1  
 12 C2  
 13 C3  
 14 C4  
 15 C5  
 16 C6  
 17 C7  
 18 GND  
  
 19 GND  
 20 CB1  
 21 CB2  
  
 22  
 23  
 24 CA1  
 25 CA2  
 26  
 27 GND  
 28 GND  
 29  
 30  
 31 -12 volts  
 32 -12  
 33 +12 volts  
 34 +12  
 35 +5 volts  
 36 +5

1 D0  
 2 D1  
 3 D2  
 4 D3  
 5 GND  
 6 D4  
 7 D5  
 8 D6  
 9 D7  
 10 GND  
 11 C0  
 12 C1  
 13 C2  
 14 C3  
 15 GND  
 16 C4  
 17 C5  
 18 C6  
 19 C7  
 20 GND  
  
 40 GND  
 39 CB1  
 38 CB2  
 37  
 36  
 35 GND  
 34 CA1  
 33 CA2  
 32  
 31  
 30 GND  
 29  
 28  
 27 -12  
 26 -12  
 25 GND  
 24 +12  
 23 +12  
 22 +5  
 21 +5



# Parallel to Serial Board layout





← RS-232/CL  
Connector

10 Mar 79  
ARD












10 Mar 79  
ABD



# Control Signals





## Terminal Connections

RS-232

1	GND		16		
2	RCVD	from Term	15		
3	TXD	to Term	14	+ PRNT CL	} to Terminal Printer
4	DTR	from Term	13	- PRNT CL	
5	CTS	to Term	12		
6	DSR	to Term	11	- Key CL	} from Terminal Keyboard
7	GND		10	+ Key CL	
8	SRTS	from Term	9	- Key CL	

1 &amp; 4 pair Black/Green

2 &amp; 6 pair white/Black

3 &amp; 5 pair red/Black

7 &amp; 8 pair Black/Blue

10 March 79  
ARD




THE

*proko*  
*electronics*

PTR-II

PAPER TAPE READER



FEATURES

- LOW COST
- POCKET SIZE
- RELIABLE
- TTL COMPATIBLE
- SIMPLE TO OPERATE
- TAPE CAN BE REMOVED FROM SIDE

USES

- BACK UP FOR DATA INPUT
- TROUBLE SHOOTING AID
- HOBBYIST INPUT DEVICE
- PAPER TAPE TO CASSETTE
- SYSTEM BOOTSTRAP



© 1976

**proko electronics**



"EMPIRICAL  
ENGINEERING"

## INTRODUCTION

The new, high speed, low-cost paper tape reader from Proko Electronics means a more convenient and economical way to load commercially available programs. This unit has no moving parts, and can input data nearly as fast as you can pull it through. The PTR II is ideally suited for loading basic, assembler, monitors, etc., into your machine. This unit can interface to any computer with an eight-bit parallel input port. The paper tape can be removed or inserted from either end or from the side of the unit at any place in the tape.

Some fairly fancy mechanical assembly is required in this kit, the first place to look for missing bits is in poor optical alignment.


Read this manual carefully as you assemble the PTR II and refer to it if you encounter difficulties.



## PARTS LIST

- (1) ABS plastic enclosure
- (1) acrylic lens piece
- (1) 25-pin type D connector with pins
- (1) P.C. Board
- (8)  $R_1$ - $R_8$  Value determined by kit \_\_\_\_\_K
- (1)  $R_9$  Value determined by kit \_\_\_\_\_K
- (1)  $R_{10}$  - 4.7K  $\frac{1}{4}$ W
- (1) C1 - 0.01 or 0.005uf capacitor
- (1) C2 - 18uf tantilum 10V capacitor
- (1) 18-pin socket
- (2) 14-pin socket
- (1) 3 feet 12-conductor ribbon cable
- (1) IC-1 optical sensor array
- (2) IC-2, IC-3 74LS14
- (4) 4-40 machine screws
- (2) 6-32 screws with washers
- (2) spacers






## -PRINTED CIRCUIT BOARD ASSEMBLY-

- ◇ Check kit contents against parts list.
- ◇ Insert two 14-pin and one 18-pin sockets into the component side of the board with the pin "1" index toward the upper left of the board. (The component side is the side on which there is no copper). Solder.  
NOTE: Keep soldering tip clean to prevent rosin and sludge from being deposited on traces. Wipe tip frequently on a damp cloth.
- ◇ Observing polarity, insert and solder the tantalum capacitor, C2.
- ◇ Insert and solder capacitor C1 and resistor R<sub>10</sub>.
- ◇ Insert and solder resistors R<sub>1</sub> through R<sub>9</sub>. Keep in mind R<sub>9</sub> is fourth from the front. These resistors stand vertically on the board and are soldered to a 5V bus wire
- ◇ Separate each conductor of the ribbon cable approximately  $\frac{1}{2}$  inch.






- ◇ With a pair of wire strippers, strip the insulation back 1/8th of an inch. Carefully tin each wire.
- ◇ Solder the first 11 wires of the ribbon cable to the PC board, omitting "S" and "S̄". (Pads #1 thru #8, "P", "+", and "-")
- ◇ Solder the remaining wire to the "S̄" pad.
- ◇ Insert IC-2 and IC-3 with Pin 1 indexed toward the rear left.
- ◇ Insert IC-1 carefully bending the leads out so they properly align with the IC socket.
 

NOTE: The orientation of the optical sensor is important. Be sure the white spot is on the side away from resistors R<sub>1</sub>-R<sub>9</sub>.
- ◇ It will be helpful if you lift IC-1 slightly from it's socket. This will allow it to position itself during the mechanical assembly. (lift it only 1/16" or so)






## MECHANICAL ASSEMBLY


- ◇ Work under a bright light.
- ◇ After P.C. board is assembled, install it in the PTR II housing without the acrylic lens piece, using, the two 6-32 nuts instead.
- ◇ With the readhead setting in the proper location, temporarily hold the black mask over the assembly and check for alignment with both the guide pins and the individual cells of the readhead. Loosen bolts and readjust if necessary.





- ◇ When you are certain good alignment is possible, peel the backing from the mask and gently (without stretching) apply from the center out, and recheck for alignment.
  
- ◇ Tuck the ends of the mask inside of the box.
  
- ◇ It is a good idea at this point to try an actual piece of paper tape held over the black mask and over the readhead. Note that the strobe hole is smaller and nearer the bottom.
  
- ◇ If alignment seems difficult, it may be necessary to rebend the leads of the readhead or lift it slightly from its socket.





- ◇ Holding the bolts in place, remove the two 6-32 nuts and install the lens piece. Don't tighten bolts yet.
  
- ◇ Try the test tape again and position the lens piece for good alignment and free tape travel. Tighten the two bolts.
  
- ◇ Install the rear cover


\* \* \* \*

When unit is in use, dirt and dust may accumulate under the lens. For this reason, it is a good idea to periodically remove the lens piece and clean the mask with a damp cloth.





## 25 PIN "D" CONNECTOR



- ◇ If you are connecting the PTR II to an existing parallel port, you should wire the "D" connector to mate with that port (be sure to provide 5VDC). If not, the following connection can be made.
- ◇ Now you are ready to solder the 25-pin connector to the ribbon cable. It is suggested that Bit 1 be soldered to Pin 1 of the connector and Bit 2 to Pin 2, etc. Solder the pin to the wire first, then push the pins into the connector.
- ◇ Solder Pin 9 to the strobe of your choice.  
See page 10
- ◇ Solder Pin 10 to plus 5V and Pin 11 to ground from the PTR II PC board (wires #10 & #11)  
NOTE: The 5V supply must come from the I/O board to the PTR II, so provisions must be made to connect power to the PTR II.







## FINAL CHECK AND TROUBLE-SHOOTING

Your PTR II is now ready for testing.

Be certain the unit is clean and free of solder shorts. Most of the difficulties encountered with peripherals can be traced to software or a logical-hardware error. Be certain the input port is addressed correctly and that the strobe or status is used the way your software thinks it should be.

Make sure +5v and ground are properly connected to the I/O connector and I/O board.

There are four possible strobe outputs on the PTR II. They are:

- 1) strobe (a TTL level)
- 2) strobe           "
- 3) pulse↑ (a short, negative pulse on the leading edge of the sprocket hole)
- 4) pulse↓ (as above but on the trailing edge)

Most systems use strobe.

The strobe and strobe outputs are brought to the edge of the PTR II P.C. board. The pulse is output on pad "P" (see Fig. 2). The direction and length of the pulse is determined by C1 and where it is placed. The larger its value the longer the pulse.

If the PTR II is to be used with an 8080 system, the following section may be some help.






Make sure +5V and ground are properly connected to the I/O connector and I/O card.

The first step in testing is to get the data displayed.

You might want to try the following method of input for the 8080. This modification would be wired from a spare nand gate on the I/O card.



When the port device is selected, the input strobe goes low causing the ready line to go low stopping the processor. The processor goes into a wait state. Only when a signal is applied to the pulse input does the processor run again.

Load and run the following program, where xx is the input port number.

```

0000    DBxx    LOOP: INPUT  PTRII    ; ACC=DATA
0002    2F      CMA
0003    D3FF    OUT          ;FRONT PANEL
0005    C30000 JMP     LOOP

```

THIS ROUTINE DISPLAYS CONTINUOUSLY, THE DATA  
FROM THE PTR II...

Obtain a test tape. Connect the modification shown above.



If you do not desire to use the "Keeper-Glitch" method, you can use a separate port for status. The software would look something like this:

```
input IN,  strobe
      CPI  2
      JNZ  input
      IN   DATA
      OUT  front panel
      JMP  input
```

If you do not own an IMSAI 8080, you can output to a terminal or perhaps some test lamps tied to an output port..

The light is somewhat critical. A small study lamp approximately 15W is best. For best results move the light closer to the sensor so all bits are on on the data bus lights. Now back off the lamp just until the bits with holes in the paper tape are on.

WARNING: With too strong a light and yellow paper tape, the light may go through the tape and cause error. Therefore, for best results and high reliability, the above test is recommended for each program loaded from yellow or light green tape.

If you should find that one or two bits refuse to change, try reversing IC-2 and IC-3.