

CPU Panel #2

FRAME # 3

3

SRE/DST Drive 21
to CPU 1

PCR i Vector
to Console
22

Stack, Errors, Status 23
to CPU 1

Minor Addressing 24
Test
Tri-state Bus

74	74	74	S04	S10	08	S04	S00	S04	04	04	Res?				
000	123	00	123	L00	10	365	365	365	365	365	Res				
S74	S74	S14	10	S75	S00	S04	157	157	S25	410	410				
S74	412	S75	148	412	412	S175	148	S175	410	410	410				
08	08	08	08	08	04	08	04	08	08	410	410				
S74	S74	S74	S74	S74	S74	S74	S74	S74	74	410	410				
17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32

Scratch Register 26
to CPU 1

000	123	00	123	L00	10	365	365	365	365	365	Res
S74	S74	S14	10	S75	S00	S04	157	157	S25	410	410
S74	412	S75	148	412	412	S175	148	S175	410	410	410
08	08	08	08	08	04	08	04	08	08	410	410
S74	S74	S74	S74	S74	S74	S74	S74	S74	74	410	410

S74	S74	S14	10	S75	S00	S04	157	157	S25	410	410
S74	412	S75	148	412	412	S175	148	S175	410	410	410
08	08	08	08	08	04	08	04	08	08	410	410
S74	S74	S74	S74	S74	S74	S74	S74	S74	74	410	410

S74	S74	S14	10	S75	S00	S04	157	157	S25	410	410
S74	412	S75	148	412	412	S175	148	S175	410	410	410
08	08	08	08	08	04	08	04	08	08	410	410
S74	S74	S74	S74	S74	S74	S74	S74	S74	74	410	410

08	08	08	08	08	04	08	04	08	08	410	410
S74	S74	S74	S74	S74	S74	S74	S74	S74	74	410	410

S74	S74	S14	10	S75	S00	S04	157	157	S25	410	410
S74	412	S75	148	412	412	S175	148	S175	410	410	410
08	08	08	08	08	04	08	04	08	08	410	410
S74	S74	S74	S74	S74	S74	S74	S74	S74	74	410	410

14 Feb 77
APP

CN1

Direct Microprobe (96:127)

1	(96)	MA0	-	A1/4	-	A13/13	40	GND					
2			-	A1/5		A14/13	39	(112)	TRAP	+	A5/4	-	A13/12
3			T	A1/12		A15/13	38		EMT	+	A5/5		A14/12
4			+	A1/13		A16/13	37		BPT	+	A5/12		A15/12
5	GND						36		DOT	+	A5/13		A16/12
6			+	A2/4		A17/13	35	GND					
7			+	A2/5		A18/13	34		NOA	+	A6/4		A17/12
8			-	A2/12		A19/13	33		SPECIAL	+	A6/5		A18/12
9			-	A2/13		A20/13	32		BPTC	+	A6/12		A19/12
10	GND						31		TRACE	+	A6/13		A20/12
11			+	A3/4		B13/13	30	GND					
12			+	A3/5		B14/13	29		E7	+	A7/4		B13/12
13			T	A3/12		B15/13	28		E6	+	A7/5		B14/12
14		MA11	+	A3/13		B16/13	27		E5	+	A7/12		B15/12
15	GND						26		E4	+	A7/13		B16/12
16		WIR	+	A4/4		B17/13	25	GND					
17		LC#2	+	A4/5		B18/13	24		E3	+	A8/4		B17/12
18		LC#1	+	A4/12		B19/13	23		E2	+	A8/5		B18/12
19	(111)	FLK	+	A4/13		B20/13	22		E1	+	A8/12		B19/12
20	GND						21	(127)	E0	+	A8/13		B20/12

CN2

Direct Microprobe (64:95)

1	(64)	BR0	+	A9/4	-	A13/15	40	GND					
2		BR1	+	A9/5		A14/15	39	(80)	CA0	+	B9/4	-	A13/14
3		BR2	+	A9/12		A15/15	38		CA1	+	B9/5		A14/14
4		BR3	+	A9/13		A16/15	37		CA2	+	B9/12		A15/14
5	GND						36		CA3	+	B9/13		A16/14
6		BR4	+	A10/4		A17/15	35	GND					
7		BR5	+	A10/5		A18/15	34		CA4	+	B10/4		A17/14
8		IO4	T	CN10/8		A19/15	33		CA5	+	B10/5		A18/14
9		IO1	+	CN10/9		A20/15	32		CA6	+	B10/12		A19/14
10	GND						31		CA7	+	B10/13		A20/14
11		IO2	+	CN10/11		B13/15	30	GND					
12		IO3	+	CN10/12		B14/15	29		CA8	+	B11/4		B13/14
13		IO4	+	CN10/13		B15/15	28		CA9	+	B11/5		B14/14
14		IO5	+	CN10/14		B16/15	27		CA10	+	B11/12		B15/14
15	GND						26		CA11	+	B11/13		B16/14
16		IO6	+	CN10/16		B17/15	25	GND					
17		IO7	+	CN10/17		B18/15	24		CO0	+	B12/4		B17/14
18		IO8	+	CN10/18		B19/15	23		CO1	+	B12/5		B18/14
19	(79)	IO9	+	CN10/19		B20/15	22		CO2	T	B12/12		B19/14
20	GND						21	(95)	CO3	+	B12/13		B20/14

CN3 Direct Microcode <32:63>

1	<32>	+	CN11 / 1	40	GND		
2		+	2	39	<48>	+	CN11 / 39
3		+	3	38		+	38
4		+	4	37		+	37
5	GND			36		+	36
6		+	6	35	GND		
7		+	7	34		+	34
8		+	8	33		+	33
9		+	9	32	CB	-	A19/A
10	GND			31		+	CN11 / 31
11		+	11	30	GND		
12		+	12	29		+	29
13		+	13	28		+	28
14		+	14	27		+	27
15	GND			26		+	26
16		+	16	25	GND		
17		+	17	24		+	24
18		+	18	23		+	23
19	<47>	+	19	22		+	22
20	GND			21	<63>	+	21

CN4 Direct Microcode <0:31>

1	<0>	+	CN12 / 1	40	GND		
2		+	2	39	<16>	+	CN12 / 39
3		+	3	38		+	38
4		+	4	37		+	37
5	GND			36		+	36
6		+	6	35	GND		
7		+	7	34		+	34
8		+	8	33		+	33
9		+	9	32		+	32
10	GND			31		+	31
11		+	11	30	GND		
12		+	12	29		+	29
13		+	13	28		+	28
14		+	14	27		+	27
15	GND			26		+	26
16		+	16	25	GND		
17		+	17	24		+	24
18		+	18	23		+	23
19	<15>	+	19	22		+	22
20	GND			21	<31>	+	21

CNS

MCode/ICode Addresses to Console

1	$\overline{RA\#}$	+	CN6/39	-	40	GND		
2		+	38	-	39	$\overline{MA\#}$	-	CN6/1
3		+	37	-	38		+	2
4		+	36	-	37		T	3
5	GND				36		T	4
6		+	34	-	35	GND		
7		+	33	-	34		+	6
8		T	32	-	33		+	7
9		T	31	-	32		+	8
10	GND				31		+	9
11		+	29	-	30	GND		
12		+	28	-	29		+	11
13		+	27	-	28		+	12
14	$\overline{IA11}$	-	26	-	27		+	13
15	GND				26	$\overline{MA\#}$	T	14
16	ETL	-	IX1/1		25	GND		
17	EGL	+	IX1/2		24	E2L	+	IX1/5
18	E3L	+	IX1/3		23	E2L	+	IX1/6
19	E4L	+	IX1/4		22	E1L	+	IX1/7
20	GND				21	E0L	T	IX1/9

CN6

M&I Addresses (cont)

1	$\overline{MA\#}$	+	CN5/39	+	A26/3	40	GND		
2		+	38	T	A26/6	39	$\overline{IA\#}$	-	CN5/1
3		+	37	T	A26/10	38		+	2
4		+	36	+	A26/13	37		+	3
5	GND					36		T	4
6		+	34	+	A27/3	35	GND		
7		+	33	T	A27/6	34		+	6
8		+	32	T	A27/10	33		+	7
9		+	31	+	A27/13	32		+	8
10	GND					31		+	9
11		+	29	+	A28/3	30	GND		
12		+	28	+	A28/6	29		+	11
13		+	27	+	A28/10	28		+	12
14	$\overline{MA11}$	-	26	T	A28/13	27		+	13
15	GND					26	$\overline{IA11}$	T	14
16	mClock	+	C23/3			25	GND		
17						24	mClock	+	C23/10
18	\overline{mDme}	+	G1/15			23			
19	mDSL	-				22	IDme	+	F7/13
20	GND					21	IDSL	-	

CN7

Buffered Internal Address (Out)

1	IA4	-	A29/3	40	GND		
2		+	A29/6	39	IA16	+	B27/3
3		+	A29/14	38		+	B27/6
4		+	A29/13	37		+	B27/14
5	GND			36		+	B27/13
6		+	A34/3	35	GND		
7		+	A34/6	34		+	B28/3
8		+	A34/14	33	IA21	+	B28/6
9		+	A34/13	32	IC4D	+	B28/14
10	GND			31	IC4D	-	B28/13
11		+	B29/3	30	GND		
12		+	B29/6	29	IXMSYNL	+	CN15/29
13		-	B29/14	28			CN15/28
14		+	B29/13	27	ISSYNL	+	CN15/27
15	GND			26	UBSYNL	+	CN15/26
16		+	B34/3	25	GND		
17		+	B34/6	24	IMSYNL	+	CN15/24
18		+	B34/14	23			CN15/23
19	IA15	+	B36/13	22			CN15/22
20	GND			21	INIT CLEAR H	-	CN15/21

CN8

Buffered Internal Data (Out)

1	DEB	+	CN16/1	-	C17/4	40	GND		
2		+	CN16/2	-	C17/7	39	DDP	+	A31/3
3		+	CN16/3	+	C17/9	38		+	A31/6
4		+	CN16/4	+	C17/12	37		+	A31/14
5	GND					36		+	A31/13
6		+	CN16/6	+	C18/4	35	GND		
7		+	CN16/7	+	C18/7	34		+	A32/3
8		+	CN16/8	+	C18/9	33		+	A32/6
9		+	CN16/9	+	C18/12	32		+	A32/14
10	GND					31		+	A32/13
11		+	CN16/11	+	C19/4	30	GND		
12		+	CN16/12	+	C19/7	29		+	B31/3
13		+	CN16/13	+	C19/9	28		+	B31/6
14		+	CN16/14	+	C19/12	27		+	B31/14
15	GND					26		+	B31/13
16		+	CN16/16	+	C20/4	25	GND		
17		+	CN16/17	+	C20/7	24		+	B32/3
18		+	CN16/18	+	C20/9	23		+	B32/6
19	DE15	+	CN16/19	+	C20/12	22		+	B32/14
20	GND					21	DD15	-	B32/13

CN9

Buffered Microcode to Console

1	<967	B-MA0	+	A1/3	40	GND			
2			+	A1/6	39	<112>	B-TRAP	+	A5/3
3			+	A1/11	38		B-ENT	+	A5/6
4			+	A1/14	37		B-AP	+	A5/11
5	GND				36		B-I07	T	A5/14
6			+	A2/3	35	GND			
7			+	A2/6	34		B-NDA	+	A6/3
8			+	A2/11	33		B-SPECIAL	+	A6/6
9			+	A2/14	32		B-DPTK	+	A6/11
10	GND				31		B-TRACK	T	A6/14
11			+	A3/3	30	GND			
12			+	A3/6	29		B-E7	+	A7/3
13			+	A3/11	28		B-E6	+	A7/6
14		B-MA11	+	A3/14	27		B-E5	+	A7/11
15	GND				26		B-E4	+	A7/14
16		B-WIR	+	A4/3	25	GND			
17		B-LC*2	+	A4/6	24		B-E3	+	A8/3
18		B-LC*1	+	A4/11	23		B-E2	+	A8/6
19	<117>	B-FLX	+	A4/14	22		B-E1	+	A8/11
20	GND				21	<127>	B-E0	+	A8/14

CN10

Buffered Microcode to CPU #1

1	<64>	B-BR0	+	A9/2	40	GND			
2		B-BR1	+	A9/7	39	<80>	B-CA0	+	B9/2
3		B-BR2	+	A9/10	38		B-CA1	+	B9/7
4		B-BR3	+	A9/15	37		B-CA2	+	B9/10
5	GND				36		B-CA3	+	B9/15
6		B-BR4	+	A10/2	35	GND			
7		B-BR5	+	A10/7	34		B-CA4	+	B10/2
8	<767	I00	+	CN2/8 - A10/12	33		B-CA5	+	B10/7
9		I01	+	CN2/9 - A10/13	32		B-CA6	+	B10/10
10	GND				31		B-CA7	+	B10/15
11		I02	+	CN2/11 - A11/4	30	GND			
12		I03	+	CN2/12 - A11/5	29		B-CA8	+	B11/2
13		I04	+	CN2/13 - A11/12	28		B-CA9	+	B11/7
14		I05	+	CN2/14 - A11/13	27		B-CA10	+	B11/10
15	GND				26		B-CA11	+	B11/15
16		I06	+	CN2/16 - A12/4	25	GND			
17		I07	+	CN2/17 - A12/5	24		B-CA0	+	B12/2 - C27/15
18		I08	+	CN2/18 - A12/12	23		B-CA1	+	B12/7 - C27/14
19	<797	I09	+	CN2/19 - A12/13	22		B-CA2	+	B12/10 - C27/13
20	GND				21	<957	B-CA3	+	B12/15 - C27/11

CN11 Dent Microcode <32:63>

1	<32>	+ CN3/1	+ A13/2
2		+	+ A14/2
3		+	+ A15/2
4		+	+ A16/2
5	GND		
6		+	+ A17/2
7		+	+ A18/2
8		+	+ A19/2
9		+	+ A20/2
10	GND		
11		+	+ B13/2
12		+	+ B14/2
13		+	+ B15/2
14		+	+ B16/2
15	GND		
16		+	+ B17/2
17		+	+ B18/2
18		+	+ B19/2
19	<45>	+	+ B20/2
20	GND		

40	GND		
39	<48>	+ CN3/39	+ A13/1
38		+	+ A14/1
37		+	+ A15/1
36		+	+ A16/1
35	GND		
34		+	+ A17/1
33		+	+ A18/1
32	B-CB	+ H21/11	
31		+	+ A20/1
30	GND		
29		+	+ B13/1
28		+	+ B14/1
27		+	+ B15/1
26		+	+ B16/1
25	GND		
24		+	+ B17/1
23		+	+ B18/1
22		+	+ B19/1
21	<63>	+	+ B20/1

CN12 Dent Microcode <0-35>

1	<0>	+ CN4/1	+ A13/4
2		+	+ A14/4
3		+	+ A15/4
4		+	+ A16/4
5	GND		
6		+	+ A17/4
7		+	+ A18/4
8		+	+ A19/4
9		+	+ A20/4
10	GND		
11		+	+ B13/4
12		+	+ B14/4
13		+	+ B15/4
14		+	+ B16/4
15	GND		
16		+	+ B17/4
17		+	+ B18/4
18		+	+ B19/4
19	<15>	+	+ B20/4
20	GND		

40	GND		
39	<16>	+ CN4/39	+ A13/3
38		+	+ A14/3
37		+	+ A15/3
36		+	+ A16/3
35	GND		
34		+	+ A17/3
33		+	+ A18/3
32		+	+ A19/3
31		+	+ A20/3
30	GND		
29		+	+ B13/3
28		+	+ B14/3
27		+	+ B15/3
26		+	+ B16/3
25	GND		
24		+	+ B17/3
23		+	+ B18/3
22		+	+ B19/3
21	<31>	+	+ B20/3

CN13

Buffered Microcode to Console

1	<64>	B-BR0	+	A9/3
2		B-BR1	+	A9/6
3		B-BR2	+	A9/11
4		B-BR3	+	A9/14
5	GND			
6		B-BR4	+	A10/3
7		B-BR5	+	A10/6
8		B-ID0	+	A10/11
9		B-ID1	+	A10/14
10	GND			
11		B-ID2	+	A11/3
12		B-ID3	+	A11/6
13		B-ID4	+	A11/11
14		B-ID5	+	A11/14
15	GND			
16		B-ID6	+	A12/3
17		B-ID7	+	A12/6
18		B-ID8	+	A12/11
19	<79>	B-ID9	+	A12/14
20	GND			

40	GND			
39	<80>	B-CA0	+	B9/3
38		B-CA1	+	B9/6
37		B-CA2	+	B9/11
36		B-CA3	+	B9/14
35	GND			
34		B-CA4	+	B10/3
33		B-CA5	+	B10/6
32		B-CA6	+	B10/11
31		B-CA7	+	B10/14
30	GND			
29		B-CA8	+	B11/3
28		B-CA9	+	B11/6
27		B-CA10	+	B11/11
26		B-CA11	+	B11/14
25	GND			
24		B-CO0	+	B12/3
23		B-CO1	+	B12/6
22		B-CO2	+	B12/11
21	<95>	B-CO3	+	B12/14

CN14

1	DA0	+	A21/3
2		+	A21/6
3		+	A21/11
4		+	A21/14
5	GND		
6		+	A22/3
7		+	A22/6
8		+	A22/11
9		+	A22/14
10	GND		
11		+	B21/3
12		+	B21/6
13		+	B21/11
14		+	B21/14
15	GND		
16		+	B22/3
17		+	B22/6
18		+	B22/11
19	DA15	+	B22/14
20	GND		

40	GND			
39	WLAB [L]	+	B23/15	
38		-		
37		-		
36	WLAB [L]	+	C23/15	
35	GND			
34	WAD	+	B23/3	
33	WAN	+	B23/6	
32	WAN	+	B23/11	
31		-		
30	GND			
29	XACLOCK	+	C23/6	
28		-		
27		-		
26	XADONE	+	G1/12	
25	GND			
24		-		
23		-		
22		-		
21		-		

CN15

INTERNAL Address Bus (IN)

1	IAφ	+	A29/1
2		+	A29/4
3		+	A29/12
4		+	A29/15
5	GND		
6		+	A30/1
7		+	A30/4
8		+	A30/12
9		+	A30/15
10	GND		
11		+	B29/1
12		+	B29/4
13		+	B29/12
14		+	B29/15
15	GND		
16		+	B30/1
17		+	B30/4
18		+	B30/12
19	IAIS	+	B30/15
20	GND		

40	GND		
39	IA16	+	B27/1
38		+	B27/4
37		+	B27/12
36		+	B27/15
35	GND		
34		+	B28/1
33	IA21	+	B28/4
32	IC0D	+	B28/12
31	IC1D	+	B28/15
30	GND		
29	IXMSYNL	+	CN7/29 + E10/4
28		+	CN7/28
27	ISSYNL	+	CN7/27 + C22/3
26	UBSYNL	+	CN7/26 + C22/6
25	GND		
24	IMSYNL	+	CN7/24 + E10/1
23		+	CN7/23
22		+	CN7/22
21	INIT CLEAR[H]	+	CN7/21

CN16

INTERNAL Data (IN)

1	DI4	+	CN8/1
2		+	CN8/2
3		+	3
4		+	4
5	GND		
6		+	6
7		+	7
8		+	8
9		+	9
10	GND		
11		+	11
12		+	12
13		+	13
14		+	14
15	GND		
16		+	16
17		+	17
18		+	18
19	DI15	+	19
20	GND		

40	GND		
39	DOφ	+	A31/1
38		+	A31/4
37		+	A31/12
36		+	A31/15
35	GND		
34		+	A32/1
33		+	A32/4
32		+	A32/12
31		+	A32/15
30	GND		
29		+	B31/1
28		+	B31/4
27		+	B31/12
26		+	B31/15
25	GND		
24		+	B32/1
23		+	B32/4
22		+	B32/12
21	DOφS	+	B32/15

CN17 External I Code Address generation

1	XICA0	+	E2/3	40	GND			1
2	XICA1	+	E2/6	39	I0	+	C12/3	2
3	XICA2	+	E2/10	38	I1	+	G12/6	3
4		+	E2/13	37		+	C12/11	4
5	GND			36		+	C12/14	5
6		-	E3/3	35	GND			6
7		+	E3/6	34		+	C13/3	7
8		+	E3/10	33		+	C13/6	8
9		+	E3/13	32		+	C13/11	9
10	GND			31		+	C13/14	10
11		+	E4/3	30	GND			11
12		+	E4/6	29		+	C14/3	12
13		T	E4/10	28		+	C14/6	13
14	XICA11	T	E4/13	27		+	C14/11	14
15	GND			26		T	C14/14	15
16	IAR0	+	I11/6 + E4/2	25	GND			16
17	IAR1	+	I11/10 + E4/5	24		+	C15/3	17
18	IAR2	+	I12/6 + E4/11	23		T	C15/6	18
19	IAR3	+	I12/10 + E4/14	22		T	C15/11	19
20	GND			21	I15	T	C15/14	20

CN18 External I code Branch Address

1	XIBAB	+	F8/2	40	GND			1
2		+	F8/4	39	B-MA0	+	A1/2 - F9/3	2
3		+	F8/6	38	B-MA1	+	A1/7 - F9/13	3
4		+	F8/10	37		+	A1/10 - F10/3	4
5	GND			36		+	A1/15 - F10/13	5
6		T	F8/12	35	GND			6
7		+	F8/14	34		+	A2/2 - G9/3	7
8		+	G8/2	33		+	A1/7 - G9/6	8
9		+	G8/4	32		+	A2/10 - G9/10	9
10	GND			31		T	A2/15 - G9/13	10
11		+	G8/6	30	GND			11
12		+	G8/10	29		+	A3/2 - G10/3	12
13		+	G8/12	28		+	A3/7 - G10/6	13
14	XOAI1	+	G8/14	27		+	A3/10 - G10/10	14
15	GND			26	B-MA11	+	A3/15 - G10/13	15
16	XAB	-	F5/2	25	GND			16
17	XAB	-	F05/4 - F9/14	24	ST X IR DCD	+	F7/14 - CN21/4	17
18	XAZ	-	F05/6 F9/2	23	X BR	+	F5/13	18
19	XCON0	-	F5/6	22	X FIR DCD	+	F6/1	19
20	GND			21	X IR DCD	T	F5/3	20

CN19 External I/O Data

1	XSRC1	+	E5/3	40	GND		
2	XSRC1	-	E5/6	39	DIR ϕ	+	E12/2
3	XSRC2	+	E5/10	38		+	E12/7
4	XSRC3	+	E5/13	37		+	E12/10
5	GND			36		+	E12/15 - F9/5
6	XDST4	+	E6/3	35	GND		
7	XDST2	+	E6/6	34		+	E13/2 - F9/11
8	XDST2	+	E6/10	33		+	E13/7 - F10/5
9	XDST3	-	E6/13	32		-	E13/10
10	GND			31		-	E13/15
11	C	+	E11/12 + CN23/39	30	GND		
12	V	+	E11/13 + CN23/38	29		+	E14/2
13	Z	+	E11/13 + CN23/27	28		+	E14/7 - F9/6
14	N	+	E11/15 + CN23/32	27		-	E14/10 - F9/10
15	GND			26		+	E14/15 - F10/6
16	CVZ	-	E11/14 + CN23/34	25	GND		
17	CVN	-	E11/14 + CN23/33	24		+	E15/2
18	VFN	+	E11/2 + CN23/32	23		+	E15/7
19	(VFN)VZ	+	E11/1 + CN23/31	22		+	E15/10
20	GND			21	DIR1	+	E15/15

CN20 INSTRUCTION Register Data (Pg)

1	IR ϕ	+	D12/2	40	GND		
2	IRX	+	D12/5	39	DIR ϕ	+	E12/3
3	I	+	D12/11	38		+	E12/6
4	I	+	D12/14	37		+	E12/11
5	GND			36		+	E12/14
6		+	D13/2	35	GND		
7		+	D13/5	34		+	E13/3
8		+	D13/11	33		+	E13/6
9		+	D13/14	32		+	E13/11
10	GND			31		+	E13/14
11		+	D14/2	30	GND		
12		+	D14/5	29		+	E14/3
13		+	D14/11	28		+	E14/6
14		+	D14/14	27		+	E14/11
15	GND			26		+	E14/14
16		+	D15/2	25	GND		
17		+	D15/5	24		+	E15/3
18		+	D15/11	23		+	E15/6
19	IRIS	-	D15/14	22		+	E15/11
20	GND			21	DIRIS	+	E15/14

CN21

SRC/DST/other

1	LD IR -	D14/11	40	GND	
2	LB IR -	D16/15	39	SRC0 +	E5/4 + E25/13
3	HB IR +	D16/1	38	SRC1 +	E5/7
4	ST IR DCD +	CN18/24	37	SRC2 +	E5/9
5	GND		36	SRC3 +	E5/12
6	IR DCD +	F7/10	35	GND	
7	PCR WLB +	F26/1	34	DST0 +	E6/4
8	PCR WHB +	F26/15	33	DST1 +	E6/7
9	PCR Read +	H15/15	32	DST2 +	E6/9
10	GND		31	DST3 +	E6/12
11	XL +	E20/3	30	GND	
12	XH +	E20/15	29	B-BYTE +	A6/10
13	XA +	DST10	28	D-SPECIAL +	A6/7
14	WATH +	A4/2	27	A-NDA +	A6/2
15	GND		26	LKAD +	F1/10
16	EP-E6[H] +	G22/10	25	GND	
17	MSRC L -	F22/6	24	I WLB +	E24/6
18	IR BUSY L +	D19/14	23	I WLB +	E24/14
19	PSR4 +	H22/2 + E25/3	22	I Read +	E18/1
20	GND		21		

CN22

PCR & Vector Data

1	PCR <6> +	H11/12 + C20/11	40	GND	
2		+ H11/14 + E21/11	39	VECTOR <6> +	G23/3
3		+ H12/12	38		+ G23/5
4		+ H12/14 - E22/4	37		+ G23/7
5	GND		36		+ G23/9
6		+ H12/2	35	GND	
7		+ H12/4	34		+ G24/4
8		+ H12/6	33		+ G23/13
9		+ H12/14	32		+ G24/13
10	GND		31	VECTOR <7> +	G24/5
11		+ H24/11	30	GND	
12		+ H25/11	29	VECTOR <8> +	G24/7
13		+ H25/14	28		+ G24/9
14		+ H24/2	27		+ G24/11
15	GND		26		+ G24/13
16		+ H15/2	25	GND	
17		+ H15/4	24		+ G25/3
18		+ H15/6	23		+ G25/5
19	PCR (15) -	H15/14	22		+ G25/7
20	GND		21	VECTOR <15> +	G25/9

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

CN23

Stack/Errors/PSR STATUS

1	YS[HA]	+	H28/2	40	GND		
2	CPADIS	+	J19/14	39	C	+	CN19/11 + D25/5
3	CPADφ	+	J19/2	38	V	+	CN19/12 + D25/4
4	OASC	+	H19/3	37	Z	+	CN19/13 + D26/3
5	GND			36	N	+	CN19/14 + D25/11
6	CSOR	+	CN28/13	35	GND		
7	TMOTL	+	F24/4	34	CVZ	+	CN19/16
8	DDO ADD L	+	K18/13	33	CVN	+	CN19/17
9	MMOTER L	+	F24/12	32	N+V	+	CN19/18/2
10	GND			31	ZV(V+N)	+	CN19/19/1
4	INIT CLR L	+	F18/1	30	GND		
12	EX	-		29	SPCL H	+	F21/14
13	SYSTEM INIT [L]	+	CN25/21 + D19/12 + G26/28	28			
14	INIT TRIGGER [L]	+	I3/6	27			
15	GND			26	CPC	+	G26/1
16	T DC LO	+	H45/5	25	GND		
17	R DC LO	+	H7/1	24	I \overline{A} 1	+	H28/4
18	T AC LO	+	CN23/20 - GND	23	I \overline{A} 2	+	H27/4
19	R AC LO	+	H6/13	22	I \overline{A} 2	+	H26/4
20	GND			21	I \overline{E} 0	+	H22/4

CN24

Microcontroller Output Address Bus + Tristate Control

1	V ϕ	-	E27/18	+	F32/1	40	GND
2	Y ϕ	-	E27/19	+	F32/2	39	MDB ϕ + E27/13
3	Y ϕ	-	E27/20	+	F32/3	38	MDB ϕ + E27/11
4	Y ϕ	-	E27/21	+	F32/4	37	MDB ϕ + E27/9
5	GND					36	MDB ϕ + E27/7
6	Y ϕ	-	E29/18	+	F32/5	35	GND
7	Y ϕ	-	E29/19	+	F32/6	34	MDB ϕ + E29/13
8	Y ϕ	-	E29/20	+	F32/7	33	MDB ϕ + E29/11
9	Y ϕ	-	E29/21	+	F32/8	32	MDB ϕ + E29/9
10	GND					31	MDB ϕ + E29/7
11	Y ϕ	-	E34/18	+	F32/10	30	GND
12	Y ϕ	-	E34/19	+	F32/11	29	MDB ϕ + E34/13
13	Y ϕ	-	E34/20	+	F32/12	28	MDB ϕ + E34/11
14	Y ϕ	-	E34/21	+	F32/13	27	MDB ϕ + E34/9
15	GND					26	MDB ϕ + E34/7
16	OE	-	E23/5	+	F32/14	25	GND
17						24	Hold clock Low [L] + F21/1
18						23	
19						22	
20	GND					21	

CN25






Switch Data + Vector Address from Console





1	DSW0	+	G13/2	40	GND
2		+	G13/5	39	VCTA0 - H28/6
3		+	G13/11	38	VCTA1 - H27/6
4		+	G13/14	37	VCTA2 - H26/6
5	GND			36	VCTA3 - H25/4
6		+	G14/2	35	GND
7		+	G14/5	34	VCTA4 - H25/7
8		+	G14/11	33	
9		+	G14/14	32	
10	GND			31	
11		+	G15/2	30	GND
12		+	G15/5	29	HALT [L] + I28/13
13		+	G15/11	28	HALT [H] -
14		+	G15/14	27	
15	GND			26	LD PCR + H7/15
16		-	H16/2	25	GND
17		+	H16/4	24	DIS [L] + H15/15
18		+	H16/11	23	DIS [H] -
19	DSW15	+	H16/14	22	PF5 [H] + H15/2
20	GND			21	PANEL [L] + H3/4 + CN23/13

CN26 Interrupt Vector / Scratch Register Data

1	PV4	+	G29/1 - G23/2	40	GND
2	PV5	+	G29/2 - G23/4	39	SCR B0 + G27/3
3	PV2	+	G29/3 - G23/6	38	SCR B1 + G27/5
4	PV3	+	G29/4 - G23/14	37	SCR B2 + G27/7
5	GND			36	SCR B3 + G27/9
6	PV4	+	G29/5 - G23/12	35	GND
7	PV5	+	G29/6 - G23/14	34	SCR B4 + G27/11
8	PV6	+	G29/7 - G24/2	33	SCR B5 + G27/13
9	PV7	+	G29/9 - G24/4	32	SCR B6 + G28/3
10	GND			31	SCR B7 + G28/5
11	OCN1	-	E24/13	30	GND
12	OCN3	+	E24/11	29	SCR B8 + G28/7
13	UMDF L	-	F23/13	28	SCR B9 + G28/9
14	INHAT L	+	F23/14	27	SCR B10 + G28/11
15	GND			26	SCR B11 + G28/13
16	SCRA0	+	F25/14	25	GND
17	SCRA2	+	F25/12	24	TBTH + H27/11
18	SCRA2	+	F2/14	23	YSH + K28/5
19	SCR Rand L	+	E24/6	22	PFH + H28/11
20	GND			21	FBH + F24/13

INSTRUCTION REGISTER RANKS 1 & 2 With Write Logic





LD IR
CN21/1

14 Feb 77
ARB

Hardwired Instruction Decoder

Branching Lookahead


$$I_{14}, I_{13}, I_{12}, I_{11} = \phi$$

Instruction Bits

I15	I10	I9	I8	
0	0	0	0	Not used ($\phi = \phi$)
0	0	0	1	BRANCH ($1 = 1$)
0	0	1	0	BNE ($Z = 0$)
0	0	1	1	BEQ ($Z = 1$)
0	1	0	0	BGE ($N \neq V = 0$)
0	1	0	1	BLT ($N \neq V = 1$)
0	1	1	0	BGT ($Z \vee (N \neq V) = 0$)
0	1	1	1	BLE ($Z \vee (N \neq V) = 1$)
1	0	0	0	BPL ($N = 0$)
1	0	0	1	BMI ($N = 1$)
1	0	1	0	BHI ($C \vee Z = 0$)
1	0	1	1	BLOS ($C \vee Z = 1$)
1	1	0	0	BVC ($V = 0$)
1	1	0	1	BVS ($V = 1$)
1	1	1	0	BCC/BHIS ($C = 0$)
1	1	1	1	BCS/BLS ($C = 1$)

PROCESSOR STATUS

ES
C9
C1P
B1/



PDP-11 INSTRUCTION PRIORITY CHAIN (15 - 0)

Priority Group OP code MNEMONIC # of States Encoded

15	0 0 0 0 0 0	HALT	8
	1	WAIT	
	2	RTZ	
	3	RPT	
	4	IOT	
	5	RESET	
	6	RTT	
	7	NOT DEFINED*	

14	0 0 0 1 0 0	JMP	2
----	-------------	-----	---

13	0 0 0 2 0 R	RTS	8
	1 X	NOT Defined*	
	2 X	NOT Defined*	
	3 N	SPL	
	4 X	} Conditional Codes	
	5 X		
	6 X		
	7 X		

12	0 0 0 3 0 0	SWAB	2
----	-------------	------	---

11	X 0 [0 xx] xx	BRANCHS	2
----	---------------	---------	---

10	0 0 4 R 0 0	JSR	2
----	-------------	-----	---

9	X 0 5 0 0 0	CLR (0)	32
	1	COM (0)	
	2	INC (0)	
	3	DEC (0)	
	4	NEG (0)	
	5	ADC (0)	
	6	SBC (0)	
	7	TST (0)	

* - May be encoded for additional instructions

Priority Group	OP Code	MNEMONIC	# of States
----------------	---------	----------	-------------

8	X 0 6 0 D D	ROR (B)	32
	1	ROL (B)	
	2	ASR (B)	
	3	ASL (B)	
	4	MARK (MTPS) *	
	5	MFPI (MFPD)	
	6	MTP1 (MTPD)	
	7	SXT (MFPS)	

7	X 0 7 0 X X	NOT USED *	16
	1		
	2		
	3		
	4		
	5		
	6		
	7		

6	X 1 S S D D	MOV (B)	48
	2	CMR (B)	
	3	BIT (B)	
	4	BIC (B)	
	5	BIS (B)	
	6	ADD (SUB)	

5	X 0 5 S S S	MAL	16
	1	DIV	
	2	MUL (MUL)	
	3	PSL	
	4	MOVB (MOVB)	
	5	MOV (MOV)	
	6	MOV (MOV)	

Priority Groups

Op Code

MNEMONIC

of States

Priority Group	Op Code	MNEMONIC	# of States	Priority
5	0 7 5 0 0 R	FADD	16	2
	0 7 4 0 1 R	FSUB		
	0 7 4 0 2 R	FMUL		
	0 7 4 0 3 R	FDIV		
	0 7 4 0 4 R	Not Used *		
	0 7 4 0 5 R	Not Used *		
	0 7 4 0 6 R	Not Used *		
	0 7 4 0 7 R	Not Used *		
	1 (4-7)	Not Used *		13
4	0 7 0 R S S	MUL	8	8
	0 7 1 R S S	DIU		
	0 7 2 R S S	ASH		
	0 7 3 R S S	ASHC		
	0 7 4 R D D	XOR		
	0 7 5 R D D	ILLEGAL		
	0 7 6 R D D	Not Used *		
	0 7 7 R N N	SDB		
3	1 0 4 [0xx]xx	EMT	2	5
	1 0 4 [1xx]xx	TRAP		
2	1 7 0 0 xx	Not Used (64 possible)	64	11
	1 7 7 7			
1	UNUSED			0
0	Undefined 16-77 + others	None	1	0

ICODE Address generation

Priority	Select Bits								# of slots
	7	6	5	4	3	2	1	0	
2	∅	∅	I11	I10	I9	I8	I7	I6	64
15	∅	1	∅	∅	∅	I2	I3	I4	8
6	∅	1	I14	I13	I12	I15	D0	S0	48
13	∅	1	1	1	1	I5	I4	I3	8
9	1	∅	∅	I8	I7	I6	I15	D0	32
8	1	∅	1	I8	I7	I6	I15	D0	28
4	1	1	∅	∅	I11	I10	I9	D4	16
2	1	1	1	∅	∅	∅	∅	I1	8
7	1	1	∅	1	I15	I8	I7	I6	16
5	1	1	1	∅	I6	I5	I4	I3	16
14	1	1	1	1	∅	∅	∅	D4	2
12	1	1	1	1	∅	∅	1	D4	2
11	1	1	1	1	∅	1	∅	D4	2
10	1	1	1	1	∅	1	1	BR	2
3	1	1	1	1	1	∅	∅	I8	2
∅	1	1	1	1	1	1	1	1	1
8	1	∅	1	I10	I11	I12	I13	I14	4

15 Feb 77
ARBS

Resulting Icode Addresses and corresponding instruction

0-63 User defined

64	HALT		96	BIC	D, S
65	WAIT		97	BIC	D, S4
66	RTI		98	BIC	D4, S
67	BPT		99	BIC	D4, S4
68	IOT		100	BICB	D, S
69	RESET		101	BICB	D, S4
70	RTT		102	BICB	D4, S
71	User defined		103	BICB	D4, S4

72	MOV	D, S	104	BIS	D, S
73	MOV	D, S4	105	BIS	D, S4
74	MOV	D4, S	106	BIS	D4, S
75	MOV	D4, S4	107	BIS	D4, S4
76	MOVB	D, S	108	BISB	D, S
77	MOVB	D, S4	109	BISB	D, S4
78	MOVB	D4, S	110	BISB	D4, S
79	MOVB	D4, S4	111	BISB	D4, S4

80	CMP	D, S	112	ADD	D, S
81	CMP	D, S4	113	ADD	D, S4
82	CMP	D4, S	114	ADD	D4, S
83	CMP	D4, S4	115	ADD	D4, S4
84	CMPB	D, S	116	SUB	D, S
85	CMPB	D, S4	117	SUB	D, S4
86	CMPB	D4, S	118	SUB	D4, S
87	CMPB	D4, S4	119	SUB	D4, S4

88	BZT	D, S	120	RTS	
89	BIT	D, S4	121	User defined	
90	BIT	D4, S	122	User defined	
91	BIT	D4, S4	123	SPL	
92	BITB	D, S	124	} Condition Codes	
93	BITB	D, S4	125		
94	BITB	D4, S	126		
95	BITB	D4, S4	127		

128	CLR	D	160	ROR	D
129	CLR	D 4	161	ROR	D 4
130	CLRB	D	162	RORB	D
131	CLRB	D 4	163	RORB	D 4
132	COM	D	164	ROL	D
133	COM	D 4	165	ROL	D 4
134	COMB	D	166	ROLB	D
135	COMB	D 4	167	ROLB	D 4

136	INC	D	168	ASR	D
137	INC	D 4	169	ASR	D 4
138	INCB	D	170	ASRB	D
139	INCB	D 4	171	ASRB	D 4
140	DEC	D	172	ASL	D
141	DEC	D 4	173	ASL	D 4
142	DECB	D	174	ASLB	D
143	DECB	D 4	175	ASLB	D 4

144	NEG	D	176	} MARK	
145	NEG	D 4	177		
146	NEGB	D	178	MTPS	D
147	NEGB	D 4	179	MTPS	D 4
148	ADC	D	180	MFPD	D (SS=00)
149	ADC	D 4	181	MFPD	D 4
150	ADCB	D	182	MFPD	D
151	ADCB	D 4	183	MFPD	D 4

152	SOC	D	184	MTPD	D
153	SOC	D 4	185	MTPD	D 4
154	SACB	D	186	MTPD	D
155	SACB	D 4	187	MTPD	D 4
156	TST	D	188	SXT	D
157	TST	D 4	189	SXT	D 4
158	TSTB	D	190	MFPS	D
159	TSTB	D 4	191	MFPS	D 4

15 Feb 77
ARB

192 MUL D (SS=DD)
 193 MUL D#
 194 DIV D
 195 DIV D#
 196 ASH D
 197 ASH D#
 198 ASHC D
 199 ASHC D#

200 XOR D
 201 XOR D#
 202 } Illegal
 203 }
 204 } User Defined
 205 }
 206 } SOB
 207 }

208 }
 209 }
 210 }
 211 } User Defined
 212 }
 213 }
 214 }
 215 }

216 }
 217 }
 218 }
 219 } User Defined
 220 }
 221 }
 222 }
 223 }

224 FADD
 225 FSUB
 226 FMUL
 227 FDSV
 228 }
 229 } USER Defined
 230 }
 231 }




232 }
 233 }
 234 }
 235 }
 236 } USER Defined
 237 }
 238 }
 239 }








240 JMP D
 241 JMP D# (Illegal)
 242 SWAB D
 243 SWAB D#
 244 NO Branch
 245 Branch
 246 JSR D
 247 JSR D# (Illegal)

248 EMT
 249 TRAP
 250 |||
 251 |||
 252 |||
 253 |||
 254 |||
 255 UNDEFINED - ILLEGAL




Opcode Address Encode Logic

Prints





1, 0



15 F.677
ABD


C9 C10 C11 D14 D15
2 3 4 5

Icode Address Encoder Priority Encoder

- ① C16/6 - B8/15 - D8/13 - D8/11 - D8/3 - E9/4 - C16/15
- ② C11/14 - D9/11 - E8/15 - E8/12 - E8/5 - E8/1
- ③ C8/14 - E9/15
- ④ C11/14 - E9/2 - B8/2
- ⑤ C8/14 - E9/14 - E9/11 - D9/4
- ⑥ C16/14 - C11/6 - D8/12 - D8/4 - D8-2 - B8/14 - B1/2
- ⑦ C16/14 - E9/5 - E8/2
- ⑧ C16/14 - E8/5 - B8/11
- ⑨ C9/14 - E8/14
- ⑩ C9/14 - E8/11
- ⑪ C16/12 - D11/4 - B8/12
- ⑫ D11/6 - D8/15
- ⑬ D11/4 - D8/5
- ⑭ D11/4 - D8/11
- ⑮ D11/6 - B8/5
- ⑯ C16/11 - D16/6 - C9/5 - B8/11 - B3/2
- ⑰ C8/6 - C9/4 - C9/3

⑱ 1/09/6 - 2/09/15

- | | |
|---|---|
| ① C12/3 - C14/3 | ① C12/2 - C8/5 - B1/16 |
| ② Name | ② C12/7 - C16/4 - C8/4 - B3/16 |
| ③ C12/11 - C16/15 | ③ C12/16 - C9/3 - B4/16 |
| ④ C12/14 - D16/15 | ④ C12/15 - B1/18 - B1/3 |
| ⑤ C13/3 - D16/4 | ⑤ C13/2 - B3/18 - B3/3 |
| ⑥ C13/6 - D16/3 | ⑥ C13/7 - B4/18 - B4/3 |
| ⑦ C13/11 - D11/15 - D16/15 | ⑦ C13/14 - D11/11 - D16/11 - B6/3 - B4/22 - B4/23 - B1/1 - B1/6 |
| ⑧ C13/14 - D11/2 - D14/4 - D11/5 - D11/12 | ⑧ C13/15 - D16/2 - D16/2 - B6/22 - B6/23 - B3/1 - B3/6 |
| ⑨ C14/3 - D11/3 - D11/1 - D14/13 - D16/1 - D11/3 - D9/5 | ⑨ C14/2 - B4/6 - B4/1 - D1/2 - D1/23 - B1/5 - E16/15 |
| ⑩ C14/6 - C4/3 - C16/15 - C9/15 - D11/11 | ⑩ C14/7 - C16/11 - C9/11 - B6/6 - B3/4 (E11/11) |
| ⑪ C14/11 - C11/4 - C16/2 - C16/12 - D11/1 | ⑪ C14/14 - C9/12 - C9/2 - B4/4 - D1/6 (E11/16) |
| ⑫ C14/14 - C11/5 - D9/2 | ⑫ C14/15 - C16/13 - C16/1 - C9/13 - C9/1 - B6/4 - D3/6 |
| ⑬ C15/3 - C16/5 - C11/15 - C9/15 | ⑬ C15/2 - C11/11 - C8/11 - B6/2 |
| ⑭ C15/6 - C16/4 - C11/2 - C8/2 | ⑭ C15/7 - C11/2 - C8/12 - D1/2 |
| ⑮ C15/11 - C16/2 - C11/1 - C8/1 | ⑮ C15/14 - C11/13 - C9/13 - D3/2 |
| ⑯ C15/14 - C16/1 - E9/4 - B8/1 - D9/3 | ⑯ C15/15 - E9/12 - B6/1 - B4/2 - B3/23 - B3/22 (E11/9) |




16 Feb 77
 ABB

Icode Address Generation

B7/3 P0

B7/6 P1

14 15
B A




IC7 E3/14

9

G32/13

14 15
B A



IC6 E3/11



9

B7/6 P2


C7/15 P3

13 11
C D


13 11
C D



16 Feb 77
ARD




B8/11





16 Feb 77
ARRB

I Code Address Selector



SRC Select




PCA3
E4/1
F5/1


18 F-677
ARB

Instruction Address Encoding Timing / Icode Data loading

Changed/
See pg 85



Lookahead Encoding






Force lookahead & Conditional Lookahead #1 may be asserted immediately following an instruction load but before a BR Icode

Conditional Lookahead #2 may be asserted any time after the first BR Icode following an instruction decode.

19 Feb 77
AR3



Icode Data Buffers







19 Feb 77
ARR

Iconic Data Buffers (Continued)






A4/9



19 Feb 77
APB


Microcode Data Buffers






19F-677
ADD

Microcode Patch Buffers (continued)



A12/1



A9/9

				D11					
CN2/29	(88)	CA8	4	D	S175	2	/	B-CA8	CN14/29 C26/6
						3	/	B-CA8	CN13/29
CN2/28	(89)	CA9	5	D		7	/	B-CA9	CN16/28 C26/16
						6	/	B-CA9	CN13/28
CN2/27	(90)	CA10	12	D		10	/	B-CA10	CN14/27 C26/16
						11	/	B-CA10	CN13/27 E24/5
CN2/26	(91)	CA11	13	D		15	/	B-CA11	CN16/26 C26/14
						14	/	B-CA11	CN13/26


				D12					
CN2/24	(92)	CO4	4	D	S175	2	/	B-CO4	CN16/24 D25/14
						3	/	B-CO4	CN13/24
CN2/23 H19/15	(93)	CO5	5	D		7	/	B-CO5	CN14/23 D25/2
						6	/	B-CO5	CN13/23
CN2/22 H19/1	(94)	CO2	12	D		10	/	B-CO2	CN16/22 C27/13
						11	/	B-CO2	CN17/22 C24/14
CN2/21 H19/2	(95)	CO3	13	D		15	/	B-CO3	CN16/21 D24/12
						14	/	B-CO3	CN13/21 C24/12

19 Feb 77

ASB

IR Decoded Branch Address Selection (PDP-11 Decoder)

TRISTATE BUS TO MICRO CONTROLLER



The PDP-11 Emulation decoder uses only four (4) of the possible 8 instruction programmed priorities - E1, E3, E5, and E7. BR I codes to each of these selected priorities. uses separate Microcode Address generated by the logic on the facing page:

Priority E1 Source Mode execution Modes 0-7

Addressing

M	M								
R	A						1	0	
1	0	0	0	0	0	0	1	0	

Some mode Code from IR

0	0	0
I	I	I
R	R	R
1	1	1
0	0	0

Priority E3 Destination Mode execution Modes 0-7

Addressing

M	M								
R	A						1	1	
1	0	0	0	0	0	0	1	1	

Destination Mode Code from IR



0	0	0
I	I	I
R	R	R
1	1	1
5	4	3

Priorities E5 and E7

Addressing MAP - MA 11

However E7 is used for illegal instructions in the PDP-11 Emulator

External IR Decoder Branch Address Tristate Control




Relay External IR Decoder Branch Address
[L]
E22/14

G12

16
15

Power Fail Reset and Start Branch Address Tristate Control
PF Address Switch Related





Resistors at G12
1000 ohm



DISL CN25/24

Select PF Address [H]

19 Feb 77
AGB

Vector Priority Branch Address Extension Bus Drive







C24/4




20 Feb 77
AAB

Power Fail Sequence Logic







20 Feb 77
 AOB




20 Feb 77
AOS


Processor Control Register





PCB Rev'd [L]
 CN71/9
 H12/1
 20 Feb 77
 ABB






(A) I13/1
I8/13

(B) H8/6

H15/1

DOF-77
APD

PCR Signals Generation



Ready following Loads


Load PCR - clears PCR → loads with switch Register Contents DSWB-DSWIS


WLB - loads PCR LB with Bus Data
 WHB - loads PCR HB with Bus Data

INIT - clears PCR₀, PCR₁

System Reset - loads PROM PDP-11 Vector Branch Extension
 IR Decoder Branch Extension
 clears all other bits


M. microcode / Vector Read Selectors $\langle \phi:3 \rangle$






21 Feb 77
 ARB


Microcode / Vector Read Selectors (4:7)






21 Feb 77
ADD


Microcode/Vector Read Selection <8:11>






21 Feb 77
AM


Microcode / Vector Read Selections <12:15>






21 Feb 77
ARB


Internal Data Bus Buffers / Inverters






21 Feb 77
ARB


Internal Address - Control Buffers - Inverters






21 F 77
A00

Microcode Write Data Buffers - Drawings







2/F+77
200

Mcode & Icode Address Buffer - Drivers


$\phi:57$






21 F.677
ARB


Mode 8 Icode Address Buffers - Private <6:11>







21 Feb 77
AM


BUS Address Decoder - WCS, WVS, Registers






Bus Address Decoder - WCS, WS, Registers





21 Feb 77
ABD




22 Feb 77
ARR


Microcode - Vector Access Timing Sequence

Decoding Logic allows completion of an IR decode sequence before initiating an access to the Microcode - Vector memories

Sequence



Branch Condition Logic



16 Micro controlled Branching operations
with 32 testable conditions (+ 32 more with the
inverses)

Notes:

- Next Address from micro PC (S1=0; S4=0)
- Repeat Address from AR (S1=0; S4=1)
- Return Stack Address from STKO (S1=1; S4=0)
- Branch Address from D (S1=1; S4=1)


Tristate
Bussed

- 1) Micro Start
- 2) Power fail Micro Address
- 3) Microcode Branch Address
- 4) Vector Branch Address
- 5) Scratch Register Branch Address
- 6) Internal Instruction Branch Address
- 7) External Instruction Branch Address

Instruction Code



D	C	B	A	OPERATIONS (Notes)	Condition State
0	0	0	0	Branch (micro) V Condition (must use even Branch Address)	0 1
0	0	0	1	Conditional Branch (micro) V <C><N>; Next	0 1
0	0	1	0	Conditional Branch (micro) V <V><Z>; Next	0 1
0	0	1	1	Conditional Branch (micro) V <C><V><Z><N>; Next	0 1
0	1	0	0	Conditional Branch (micro); Repeat	0 1
0	1	0	1	Conditional Branch (micro); Next	0 1
0	1	1	0	Conditional JSR (micro); Repeat	0 1
0	1	1	1	Conditional JSR (micro); Next	0 1
1	0	0	0	Conditional Next; Repeat	0 1
1	0	0	1	Conditional PopStack; Next always	0 1
1	0	1	0	Conditional RTS; Repeat	0 1
1	0	1	1	Conditional RTS; Next	0 1
1	1	0	0	Conditional Branch Icode; Next branches to current Icode level	0 1
1	1	0	1	Conditional JSR Icode; Next JSR's to current Icode level	0 1
1	1	1	0	Conditional Branch Icode; Next clocks priority, branches to next Icode level	0 1
1	1	1	1	Conditional JSR Icode; Next clocks priority, JSR's to next Icode level	0 1

Control Signal Generation








12 Bit Micro controller Connections

E27



E29

E30




2909

2909

Resistor at F32

22 Feb 77
ARB

Microcontroller Data Bus Select Decoding



Bus Select Decoding - By Priority

54

DISL - disables all branch selects (except Console start & Powerfail)
(generates $SI = SP = FE = 1$ i.e. disables current microinstruction)
Branching

FBL - disables all (except DISL) and enables
Vector branching
(generates $SI = SP = FE = 1$ i.e. disables current microinstruction)
Branching

$B-CO3 = \emptyset$ enables Microcode Branch address

$\overline{B-CO2} = 1$ and $CW\phi = 1$ enables the
Condition Selector for multiple branching

$B-CO3 = 1$ enables branching by vector addressing

if $PEO = \overline{FEO} = 1$ then

there are multiple sources for branching

a) $B-CA11 = \emptyset$ by Vector address

b) $B-CA11 = 1$
 $B-CA10 = \emptyset$ by Scratch Register Address

c) $B-CA11 = 1$
 $B-CA10 = 1$ by Instruction Decoder
address

$PCR3 = \emptyset$ internal decoder address

$PCR3 = 1$ external decoder address


if $PEO = \emptyset$ or $\overline{FEO} = \emptyset$ then branching
will be by Vector always

22 Feb 77

ARJ

Control Priority Structure Logic

Level FED (Force)



FED Priority Encoder
I20

FLED Priority Encoder

I20



9 FAD I19/4

7 FAL I19/5

6 FA2 I19/12

15 LFED I19/13

14 LFED F24/15



CN23/3

CN23/4

CN23/2


K28/3

CN23/7
F24

CN23/9

25 Jan 77
ARB

Level FED Continued



low


High

Priority levels and conditions -

lowest	0	Memory Management Error
	1	BUS Timeout error
	2	Red stack error
	3	ODD stack Address error
	4	ODD Address for Word Input (DATA, P, IR)
	5	Timeout error while servicing a programmed E7 level
	6	Timeout error while servicing a programmed interrupt or PF, VS, T-TRAP
Highest	7	Timeout error while servicing a Forced Interrupt (only FED)


The Force Priority inhibits any processor micro branching and sequences a Forced Branch to the vector specified by the FED interrupt level. Any lower priority interrupt is ignored, any higher level FED is serviced immediately. At completion of the FED service routine the FED logic must be cleared by CFP (Microcode Bit). The console Bit CB can disable all FED Traps under microprogram control.

25 Feb 77
APB



26 Feb 77
ARB

Level PED Continued



Priority levels and conditions

Highest E₀, lowest E₇

these priority levels are set by the IR decoded data for program flow coding


Additionally - during microcycles not initiating an I/O operation the programmed levels may be cleared and set by microcode control

Clearing - clears all levels E₀-E₇

Setting - each bit may be set independently

Both operations may be specified during a single microinstruction - first half clock cycle clears E₀-E₇ second half sets selected levels.


MMGT SRC Code Logic



26 Feb 77

ARM


Control Priority Logic TED level



I28

H27

Level TEO Continued



Priority levels and Conditions

The TEO level (Trap) has 4 programmed levels BPT, IOT, EMT, TRAP, a Trace level, Yellow Stack and Power fail level plus a Console controlled Halt level.

Any FEO trap clears the pending T Trap


Note: Trace - Trap -


coding: Trace enabled by IR coding then

- a) Trap occurs at end of instruction if T was set before inst.
- b) Trap occurs after next instruction if instruction sets T Bit

Special RTE, if T Bit is set during RTE then trap occurs immediately after the RTE

Priority Cloning Logic (FED, PED, and TED)






F24/1


F24/1 is used to inhibit IO operations during the Forced Band operation, additionally clocking of the Conditional codes is also inhibited


26 Feb 77
ARB

Vector Memory Address Generation / Control




Vector Memory






26 F677
 ARS

Vector Data Buffer → to Console







DATA OUT


21 Mach 1980
ARR

MICRO TRAP Register







J7





J8



J9



J10



21 March 1980
ARD

Location of integrated circuits by page

of appearance

Circuit

Boundary pages

Description

A1 (175)	25
A2 (175)	25
A3 (175)	25
A4 (S175)	25
A5 (175)	26
A6 (S175)	26
A7 (175)	26
A8 (175)	26
A9 (S175)	27
A10 (S175)	27
A11 (S175)	27
A12 (S175)	27
A13 (151)	37
A14 (151)	37
A15 (151)	37
A16 (151)	37

<u>Circuit</u>	<u>Found on pages</u>	<u>Description</u>
A17 (151)	38	
A18 (151)	38	
A19 (151)	38	
A24 (151)	38	
A21 (S37)	43	
A22 (S37)	43	
A23 (S37)	44	
A24 (S37)	44, 45	
A25 (S37)	45	
A26 (S37)	44	
A27 (S37)	44, 45	
A28 (S37)	45	
A29 (S37)	42	
A30 (S37)	42	
A31 (S37)	41	
A32 (S37)	41	

Circuit

found on page

Description

B1 (150)

22

B2 NONE

B3 (150)

22

B4 (150)

22

B5 NONE

B6 (150)

22

B7 (S04)

19, 24

B8 (S24)

19

B9 (S175)

28

B10 (S175)

28

B11 (S175)

28

B12 (S175)

28

B13 (151)

39

B14 (151)

39

B15 (151)

39

B16 (151)

39

<u>Circuit</u>	<u>found in pages</u>	<u>Description</u>
B17 (151)	40	
B18 (151)	40	
B19 (151)	40	
B20 (151)	40	
B21 (S37)	43	
B22 (S37)	43	
B23 (S37)	40, 47	
B24 (32)	44	
B25 (32)	44, 45	
B26 (32)	45	
B27 (S37)	42	
B28 (S37)	42	
B29 (S37)	42	
B30 (S37)	42	
B31 (S37)	41	
B32 (S37)	41	

27 Feb 77
AAB

Circuit

Formulas pages

Description

C1	NONE	
C2	NONE	
C3	NONE	
C4	NONE	
C5	NONE	
C6	NONE	
C7	(148)	24
C8	(S10)	19
C9	(S11)	19
C10	(S11)	19
C11	(S11)	19
C12	(S175)	13
C13	(S175)	13
C14	(S175)	13
C15	(S175)	13
C16	(S21)	19

<u>Circuit</u>	<u>found on pages</u>	<u>Description</u>
C17	(S258)	37
C18	(S258)	38
C19	(S257)	39
C20	(S257)	40
C21	(S40)	47
C22	(38)	47, 48
C23	(S37)	47, 48
C24	(S24)	54
C25	(365)	31
C26	(365)	31
C27	(150)	52
C28	NONE	
C29	(150)	52
C30	(150)	52
C31	NONE	
C32	---	

27 Feb 77
ARB

CirculFound on pagesDescription

D1	(150)	21	
D2	NONE		
D3	(150)	21	
D4	(150)	21	
D5	NONE		
D6	(150)	21	
D7	(148)	26	
D8	(S10)	19	
D9	(S10)	19, 50	
D10	(S11)	19	
D11	(S11)	19	
D12	(157)	13	
D13	(157)	13	
D14	(157)	13	
D15	(157)	13	
D16	(S08)	13, 14	

<u>Circuit</u>		<u>found on pages</u>	<u>Description</u>
D17	(S37)	47	
D18	(34)	47	
D19	(21)	46	
D20	(24)	46	
D21	(S133)	46	
D22	(S133)	46	
D23	(S133)	46	
D24	(S21)	54	
D25	(153)	53	
D26	(153)	53	
D27	NONE		
D28	NONE		
D29	NONE		
D30	NONE		
D31	NONE		
D32	NONE		

27 Feb 77
ARB

CircuitFound on pagesDescription

E1	NONE	
E2	(S158)	23
E3	(S158)	23
E4	(S158)	23
E5	(157)	23
E6	(157)	23
E7	(175)	24
E8	(S44)	19
E9	(S44)	19
E10	(S86)	14, 46
E11	(S151)	14
E12	(175)	13
E13	(175)	13
E14	(175)	13
E15	(175)	13
E16	NONE	

<u>Circuit</u>		<u>Found on pages</u>	<u>Description</u>
E17	NONE		
E18	(44)	46, 47	
E19	(21)	46	
E24	(14)	46, 47	
E21	(24)	47	
E22	(S32)	47, 54	
E23	(S44)	45, 53, 54	
E24	(S10)	54, 54	
E25	(151)	54	
E26	(S86)	50	
E27	(Am2909)	53	
E28	NONE		
E29	(Am2909)	53	
E34	(Am2909)	53	
E31	NONE		
E32	NONE	53	

Circuit

Found on pages

Description

F1 (S64) 24

F2 (S74) 24

F3 (Resistors) 24

F4 (123) 24

F5 (157) 24

F6 (S37) 24

F7 (S74) 24

F8 (365) 36

F9 (LS253) 29

F10 (LS253) 29

F11 (switches) 34

F12 NONE

F13 NONE

F14 NONE

F15 NONE

F16 123 47

<u>Circuit</u>		<u>Found on pages</u>	<u>Description</u>
F17	(74)	48	
F18	(74)	48	
F19	(74)	48	
F20	(S04)	48	
F21	(S10)	48, 64, 60	
F22	(08)	46	
F23	(S00)	46	
F24	(S00)	55, 61	
F25	(S04)	62	
F26	(04)	43	
F27	(04)	43, 60, 55	
F28	NONE		
F29	NONE		
F30	NONE		
F31	NONE		
F32	(Amifors)	53	

27 Feb 77
ARV

Circuit

found on pages

Description

G1 ---

G2 ---

G3 ---

G4 ---

G5 ---

G6 ---

G7 ---

G8 (365)

34

G9 (S257)

29

G10 (S257)

29

G11 (Switches)

34

G12 (Registers)

34

G13 (S258)

34

G14 (S258)

34

G15 (S258)

34

G16 RES

47

<u>Circuit</u>	<u>found on pages</u>	<u>Description</u>
G17 (Resistors)	48	
G18 (123)	48	
G19 (Resistors)	48	
G20 (123)	48	
G21 (L44)	48, 57	
G22 — —		
G23 (365)	64	
G24 (365)	64	
G25 (365)	64	
G26 (537)	64	
G27 (365)	31	
G28 (365)	31	
G29 (S188)	63	
G30 (S188)	63	
G31 (Resistors)	63	
G32 (Resistors)	63	

CircuitFound on pagesDescription

H1 (Resistors)

33

H2 (4001)

33

H3 (Transistors)

33

H4 (Resistors)

32

H5 (74)

32

H6 (74)

32

H7 (00)

32

H8 (Resistors)

36

H9 (08)

36

H10 (123)

36

H11 (367)

35

H12 (367)

35

H13 (367)

35

H14 (367)

34

H15 (367)

34

H16 (367)

34

<u>Circuit</u>		<u>found on page</u>	<u>Description</u>
H17	(574)	61	
H18	(574)	61	
H19	(514)	61	
H20	(10)	61	
H21	(5175)	64	
H22	(504)	55, 64	
H23	(544)	61, 62	
H24	(157)	62	
H25	(157)	62	
H26	(5251)	62	
H27	(5251)	62	
H28	(5251)	62	
H29	(93410)	63	
H30	(93410)	63	
H31	(93410)	63	
H32	(93410)	63	

27 Feb 77
ARD

<u>Circuit</u>	<u>found on pages</u>	<u>Description</u>
I1 (Resistors)	33	
I2 (4002)	33	
I3 (11)	32	
I4 (8838)	32	
I5 (74)	32	
I6 (74)	32	
I7 (08)	32	
I8 ---		
I9 (74)	35	
I10 (74)	35	
I11 (74)	35	
I12 (74)	35	
I13 (74)	34	
I14 (74)	34	(4002)
I15 (74)	34	(4002)
I16 (74)	34	(4002)

<u>Circuit</u>		<u>Found on pages</u>	<u>Description</u>
I17	(S74)	61	
I18	(42)	56	
I19	(S175)	56	
I24	(148)	55	
I21	42	58	
I22	42	58	
I23	(S175)	58	
I24	(148)	57	
I25	(26)	58, 64	
I26	(42)	64	
I27	(S175)	64	
I28	(148)	59	
I29	(93414)	63	
I34	(93414)	63	
I31	(93414)	63	
I32	(93414)	63	

Circuit

found on pages

Description

J1 ---

J2 ---

J3 ---

J4 ---

J5 ---

J6 ---

J7 ---

J8 ---

J9 ---

J10 ---

J11 ---

J12 ---

J13 ---

J14 ---

J15 ---

J16 ---

J15
J16

<u>Circuit</u>		<u>Found on pages</u>	<u>Description</u>
J17	(48)	55	
J18	(48)	55, 57	
J19	(48)	55	
J20	(48)	55, 57	
J21	(48)	57	
J22	(44)	57	
J23	(48)	57	
J24	(44)	57	
J25	(24)	57, 64	
J26	(548)	59, 64	
J27	(48)	59	
J28	(48)	59	
J29	(93414)	63	
J30	(93414)	63	
J31	(93414)	63	
J32	(93414)	63	

Circuit

Found on pages

Description

K1 ---

K2 ---

K3 ---

K4 ---

K5 ---

K6 ---

K7 ---

K8 ---

K9 ---

K10 ---

K11 ---

K12 ---

K13 ---

K14 ---

K15 ---

K16 ---

100-100
100-100

<u>Circuit</u>		<u>Found in pages</u>	<u>Description</u>
H17	(S74)	55	
H18	(S74)	55	
H19	(S74)	55	
H20	(S74)	55	
H21	(S74)	57	
H22	(S74)	57	
H23	(S74)	57	
H24	(S74)	57	
H25	(S74)	59	
H26	(S74)	59	
H27	(S74)	59	
H28	(74)	59	
H29	(93414)	63	
H30	(93414)	63	
H31	(93414)	63	
H32	(93414)	63	

27 Feb 77
ARB

Special Connector Patches for uninstalled Hardware

83

CN17

1 - 39
2 - 38
3 - 37
4 - 36

11 - 16
12 - 17
13 - 18
14 - 19

6 - 34
7 - 33
8 - 32
9 - 31

CN18

1 - 39
2 - 38
3 - 37
4 - 36

11 - 29
12 - 28
13 - 27
14 - 26

6 - 34
7 - 33
8 - 32
9 - 31


19 - 20
21 - 25
22 - 24
23 - 34

CN19 - ?

15 May 77
ABJ

Instruction Address Encoding Timing

85



13 June 82
ARN