

# Computer Writing & Logic

Console Panel

CPU Panel #1

Arithmetic

CPU Panel #1

I/O

CPU Panel #1

Selectors

CPU Panel #1

I/O

Control

## Console Panel Writing &amp; Logic

Started 17 Sept 1976

CPU Panel #1 Arithmetic

CPU Panel #1 I/O


CPU Panel #1 Selector's

CPU Panel #1 I/O

C1 M e I  
Program Activity

C2 <127: 86>




C3 <31: 10>



C4 Ne

C5 <83: 31>

C6 <95: 84>




24 23 22 21 20 19 18 17 16 15 14 13 12 11

10 9 8 7 6

Facing the Socket Side  
Upper Half of Console Panel

4



17 Sept 76  
ARD

Wiring list

Control Board



Wiring

Nomenclature - L - LED ; S - Socket ; numbers are socket pin #'s

#1	#2	#3	#4	#1	#2	#3	#4	#5
LJ1 - SA1/10	SA1/11	- C2/1		LK1 - SA1/6	SA1/5	- C2/39		LL1
LJ2 - SA1/12	SA1/13	- C2/2		LK2 - SA1/4	SA1/3	- C2/38		LL2
LJ3 - SA1/14	SA1/15	- C2/3		LK3 - SA1/2	SA1/1	- C2/37		LL3
LJ4 - SA2/10	SA2/11	- C2/4		LK4 - SA2/6	SA2/5	- C2/36		LL4
LJ5 - SA2/12	SA2/13	- C2/6		LK5 - SA2/4	SA2/3	- C2/34		LL5
LJ6 - SA2/14	SA2/15	- C2/7		LK6 - SA2/2	SA2/1	- C2/33		LL6
LJ7 - SA3/10	SA3/11	- C2/8		LK7 - SA3/6	SA3/5	- C2/32		LL7
LJ8 - SA3/12	SA3/13	- C2/9		LK8 - SA3/4	SA3/3	- C2/31		LL8
LJ9 - SA3/14	SA3/15	- C2/11		LK9 - SA3/2	SA3/1	- C2/29		LL9
LJ10 - SA4/10	SA4/11	- C2/12		LK10 - SA4/6	SA4/5	- C2/28		LL10
LJ11 - SA4/12	SA4/13	- C2/13		LK11 - SA4/4	SA4/3	- C2/27		LL11
LJ12 - SA4/14	SA4/15	- C2/14		LK12 - SA4/2	SA4/1	- C2/26		LL12
LJ13 - SA5/10	SA5/11	- C2/16		LK13 - SA5/6	SA5/5	- C2/24		LL13
LJ14 - SA5/12	SA5/13	- C2/17		LK14 - SA5/4	SA5/3	- C2/23		LL14
LJ15 - SA5/14	SA5/15	- C2/18		LK15 - SA5/2	SA5/1	- C2/22		LL15
LJ16 - SA6/10	SA6/11	- C2/19		LK16 - SA6/6	SA6/5	- C2/21		LL16
LJ17 -				LK17 -				LL17
LJ18 -				LK18 -				LL18
LJ19 - SA6/12	SA6/13	- C1/8		LK19 - SA6/4	SA6/3	- C1/1		LL19
LJ20 - SA6/14	SA6/15	- C1/9		LK20 - SA6/2	SA6/1	- C1/2		LL20
LJ21 - SA7/10	SA7/11	- C1/11		LK21 - SA7/6	SA7/5	- C1/3		LL21
LJ22 - SA7/12	SA7/13	- C1/12		LK22 - SA7/4	SA7/3	- C1/4		LL22
LJ23 - SA7/14	SA7/15	- C1/13		LK23 - SA7/2	SA7/1	- C1/6		LL23
LJ24 - SA8/10	SA8/11	- C1/14		LK24 - SA8/6	SA8/5	- C1/7		LL24

# Wiring List Console Board

5

W1	W2	W3	W4	W1	W2	W3	W4
LL1 - SB1/10		SB1/11 - C3/39		LM1 - SB1/6		SB1/5 - C3/1	
LL2 - SB1/12		SB1/13 - C3/38		LM2 - SB1/4		SB1/3 - C3/2	
LL3 - SB1/14		SB1/15 - C3/37		LM3 - SB1/2		SB1/1 - C3/3	
LL4 - SB2/10		SB2/11 - C3/36		LM4 - SB2/6		SB2/5 - C3/4	
LL5 - SB2/12		SB2/13 - C3/34		LM5 - SB2/4		SB2/3 - C3/6	
LL6 - SB2/14		SB2/15 - C3/33		LM6 - SB2/2		SB2/1 - C3/7	
LL7 - SB3/10		SB3/11 - C3/32		LM7 - SB3/6		SB3/5 - C3/8	
LL8 - SB3/12		SB3/13 - C3/31		LM8 - SB3/4		SB3/3 - C3/9	
LL9 - SB3/14		SB3/15 - C3/29		LM9 - SB3/2		SB3/1 - C3/11	
LL10 - SB4/10		SB4/11 - C3/28		LM10 - SB4/6		SB4/5 - C3/10	
LL11 - SB4/12		SB4/13 - C3/27		LM11 - SB4/4		SB4/3 - C3/10	
LL12 - SB4/14		SB4/15 - C3/26		LM12 - SB4/2		SB4/1 - C3/14	
LL13 - SB5/10		SB5/11 - C3/24		LM13 - SB5/6		SB5/5 - C3/16	
LL14 - SB5/12		SB5/13 - C3/23		LM14 - SB5/4		SB5/3 - C3/17	
LL15 - SB5/14		SB5/15 - C3/22		LM15 - SB5/2		SB5/1 - C3/18	
LL16 - SB6/10		SB6/11 - C3/21		LM16 - SB6/6		SB6/5 - C3/18	
LL17 -				LM17 -			
LL18 -				LM18 -			
LL19 - SB6/12		SB6/13 - C1/32		LM19 - SB6/4		SB6/3 - C1/39	
LL20 - SB6/14		SB6/15 - C1/3		LM20 - SB6/2		SB6/1 - C1/38	
LL21 - SB7/10		SB7/11 - C1/29		LM21 - SB7/6		SB7/5 - C1/37	
LL22 - SB7/12		SB7/13 - C1/28		LM22 - SB7/4		SB7/3 - C1/36	
LL23 - SB7/14		SB7/15 - C1/27		LM23 - SB7/2		SB7/1 - C1/34	
LL24 - SB8/10		SB8/11 - C1/26		LM24 - SB8/6		SB8/5 - C1/33	

17 Sept 26


ABO

CPU Panel #1  
 Av. Electronic  
 CPU Panel #1  
 I/O  
 CPU Panel #1  
 Selector  
 CPU Panel #1  
 I/O  
 Control

# Micro Code Address Display Wiring Console


Next Address

Current Address






Primary Address



Resistors 150 ohm  
Diodes NSL 5053



CPU Panel #1  
Arithmetic  
CPU Panel #1 I/O  
CPU Panel #1 I/O  
CPU Panel #1 I/O  
CPU Panel #1 I/O

18 Sept 76  
ARD

## 40 pin Connectors

## wiring list

C1

1	IC0	- SA6/3
2	IC1	SA6/1
3	IC2	SA7/5
4	IC3	SA7/3
5	GND	SA5/8
6	IC4	SA7/1
7	IC5	SA8/5
8	IC6	SA6/13
9	IC7	SA6/15
10	GND	SA5/7
11	IC8	SA7/11
12	IC9	SA7/13
13	IC10	SA7/15
14	IC11	SA8/11
15	GND	SA6/8
16	E7 - RED	SG7/1
17	E6	SG8/5
18	E5 - EX	SG8/3
19	E4	SG8/1
20	GND	SA6/7

40	GND	- SA7/8
39	MC4	- SA9/6
38	MC1	SA9/4
37	MC2	SA9/3
36	MC3	SA10/6
35	GND	SA7/7
34	MC4	SA10/4
33	MC5	SA10/3
32	MC6	SA9/11
31	MC7	SA9/13
30	GND	SA8/8
29	MC8	SA9/14
28	MC9	SA10/11
27	MC10	SA10/13
26	MC11	SA10/14
25	GND	SA8/7
24	E3 - DST	SG8/13
23	E2	SG8/15
22	E1 - SEC	SG7/5
21	E0	SG7/3

C2

1	20
2	
3	
4	
5	GND
6	
7	
8	
9	
10	GND
11	
12	
13	
14	
15	GND
16	
17	
18	
19	20
20	GND

C3

40	
39	
38	
37	
36	
35	GND
34	
33	
32	
31	
30	GND
29	
28	
27	
26	
25	
24	
23	
22	
21	
20	

19 Sept 76  
ABJ

7

C2 I Decode Data

1	<96>	- SA1/11	40	GND	SA3/8
2		- SA1/13	39	<112>	- SA1/5
3		SA1/15	38		SA1/3
4		SA2/11	37		SA1/1
5	GND	SA1/8	36		SA2/5
6		SA2/13	35	GND	SA3/7
7		SA2/15	34		SA2/3
8		SA3/11	33		SA2/1
9		SA3/13	32		SA3/5
10	GND	SA1/7	31		SA3/3
11		SA3/15	30	GND	SA4/8
12		SA4/11	29		SA3/1
13		SA4/13	28		SA4/5
14		SA4/15	27		SA4/3
15	GND	SA2/8	26		SA4/1
16		SA5/11	25	GND	SA4/7
17		SA5/13	24		SA5/5
18		SA5/15	23		SA5/3
19	<111>	SA6/11	22		SA5/1
20	GND	SA2/7	21	<127>	SA6/5


C3 Microcode Data

(Microcode #1-10; 15-31)

40			40	GND	
39	<8>	- SB1/11	39	<16>	SB1/5
38		SB1/13	38		SB1/3
37		SB1/15	37		SB1/1
36		SB2/11	36		SB2/5
35	GND	SB1/8	35	GND	SB3/8
34		SB2/13	34		SB2/3
33		SB2/15	33		SB2/1
32		SB3/11	32		SB3/5
31		SB3/13	31		SB3/3
30	GND	SB1/7	30	GND	SB3/7
29		SB3/15	29		SB3/1
28		SB4/11	28		SB4/5
27		SB4/13	27		SB4/3
26		SB4/15	26		SB4/1
25	GND	SB2/8	25	GND	SB4/8
24		SB5/11	24		SB5/5
23		SB5/13	23		SB5/3
22		SB5/15	22		SB5/1
21	<159>	SB6/11	21		SB6/5
20	GND	SB2/7	20	<21>	SB4/7

CPU Panel #1  
Arithmetic  
CPU Panel #1  
I/O  
CPU Panel #1  
Selectors  
CPU Panel #1  
I/O  
Control

# Wiring List Console Board



W1	W2	W3	W4	W1	W2	W3	W4	LR
LN1	- SC1/10	SC1/11	- CS1	LP1	- SC1/6	SC1/5	- CS/39	LR1
LN2	- SC1/12	SC1/13	- CS/2	LP2	- SC1/4	SC1/3	- CS/38	LR2
LN3	- SC1/14	SC1/15	- CS/3	LP3	- SC1/2	SC1/1	- CS/37	LR3
LN4	- SC2/10	SC2/11	- CS/4	LP4	- SC2/6	SC2/5	- CS/36	LR4
LN5	- SC2/12	SC2/13	- CS/6	LP5	- SC2/4	SC2/3	- CS/34	LR5
LN6	- SC2/14	SC2/15	- CS/7	LP6	- SC2/2	SC2/1	- CS/33	LR6
LN7	- SC3/10	SC3/11	- CS/8	LP7	- SC3/6	SC3/5	- CS/32	LR7
LN8	- SC3/12	SC3/13	- CS/9	LP8	- SC3/4	SC3/3	- CS/31	LR8
LN9	- SC3/14	SC3/15	- CS/11	LP9	- SC3/2	SC3/1	- CS/29	LR9
LN10	- SC4/10	SC4/11	- CS/12	LP10	- SC4/6	SC4/5	- CS/28	LR10
LN11	- SC4/12	SC4/13	- CS/13	LP11	- SC4/4	SC4/3	- CS/27	LR11
LN12	- SC4/14	SC4/15	- CS/14	LP12	- SC4/2	SC4/1	- CS/26	LR12
LN13	- SC5/10	SC5/11	- CS/16	LP13	- SC5/6	SC5/5	- CS/24	LR13
LN14	- SC5/12	SC5/13	- CS/17	LP14	- SC5/4	SC5/3	- CS/23	LR14
LN15	- SC5/14	SC5/15	- CS/18	LP15	- SC5/2	SC5/1	- CS/22	LR15
LN16	- SC6/10	SC6/11	- CS/19	LP16	- SC6/6	SC6/5	- CS/21	LR16
LN17	- /			LP17	- /			LR17
LN18	- /			LP18	- /			LR18
LN19	- SC6/12	SC6/13	- SB9/11	LP19	- SC6/4	SC6/3	- SB9/6	LR19
LN20	- SC6/14	SC6/15	- SB9/13	LP20	- SC6/2	SC6/1	- SB9/4	LR20
LN21	- SC7/10	SC7/11	- SB9/14	LP21	- SC7/6	SC7/5	- SB9/3	LR21
LN22	- SC7/12	SC7/13	- SB10/11	LP22	- SC7/4	SC7/3	- SB10/6	LR22
LN23	- SC7/14	SC7/15	- SB10/13	LP23	- SC7/2	SC7/1	- SB10/4	LR23
LN24	- SB8/12	SB8/13	- SB10/14	LP24	- SB8/14	SB8/15	- SB10/3	LR24

# Learning List Course Book

LR1	-	SD1/10	SD1/11	-	C6/1
LR2	-	SD1/12	SD1/13	-	C6/2
LR3	-	SD1/14	SD1/15	-	C6/3
LR4	-	SD2/10	SD2/11	-	C6/4
LR5	-	SD2/12	SD2/13	-	C6/6
LR6	-	SD2/14	SD2/15	-	C6/7
LR7	-	SD3/10	SD3/11	-	C6/8
LR8	-	SD3/12	SD3/13	-	C6/9
LR9	-	SD3/14	SD3/15	-	C6/11
LR10	-	SD4/10	SD4/11	-	C6/12
LR11	-	SD4/12	SD4/13	-	C6/13
LR12	-	SD4/14	SD4/15	-	C6/14
LR13	-	SD5/10	SD5/11	-	C6/16
LR14	-	SD5/12	SD5/13	-	C6/17
LR15	-	SD5/14	SD5/15	-	C6/18
LR16	-	SD6/10	SD6/11	-	C6/19
LR17	/				
LR18	/				
LR19	-	SD6/12	SD6/13	-	SD9/10
LR20	-	SD6/14	SD6/15	-	SD9/12
LR21	-	SD7/10	SD7/11	-	SD9/15
LR22	-	SD7/12	SD7/13	-	SD10/10
LR23	-	SD7/14	SD7/15	-	SD10/12
LR24	-	SD8/4	SD8/3	-	SD10/15

LS1	-	SD1/6	SD1/5	-	C6/39
LS2	-	SD1/4	SD1/3	-	C6/38
LS3	-	SD1/2	SD1/1	-	C6/37
LS4	-	SD2/6	SD2/5	-	C6/36
LS5	-	SD2/4	SD2/3	-	C6/34
LS6	-	SD2/2	SD2/1	-	C6/33
LS7	-	SD3/6	SD3/5	-	C6/32
LS8	-	SD3/4	SD3/3	-	C6/31
LS9	-	SD3/2	SD3/1	-	C6/29
LS10	-	SD4/6	SD4/5	-	C6/28
LS11	-	SD4/4	SD4/3	-	C6/27
LS12	-	SD4/2	SD4/1	-	C6/26
LS13	-	SD5/6	SD5/5	-	C6/24
LS14	-	SD5/4	SD5/3	-	C6/23
LS15	-	SD5/2	SD5/1	-	C6/22
LS16	-	SD6/6	SD6/5	-	C6/21
LS17	/				
LS18	/				
LS19	-	SD6/4	SD6/3	-	SD9/7
LS20	-	SD6/2	SD6/1	-	SD9/5
LS21	-	SD7/6	SD7/5	-	SD9/2
LS22	-	SD7/4	SD7/3	-	SD10/7
LS23	-	SD7/2	SD7/1	-	SD10/5
LS24	-	SD8/2	SD8/1	-	SD10/2

CPA Panel III  
Arithmetic  
CPA Panel I I/O  
CPA Panel I I/O  
Solutions  
CPA Panel I I/O  
Control

20 Sept 26  
ARD

# C5 Buffed Microcode <63:62>







1	<32>	SC1/11	40	GND	SC2/8
2		SC1/13	39	<48>	SC1/5
3		SC1/15	38		SC1/3
4		SC2/11	37		SC1/1
5	GND	SC1/8	36		SC2/5
6		SC2/13	35	GND	SC2/7
7		SC2/15	34		SC2/3
8		SC3/11	33		SC2/1
9		SC3/13	32		SC3/5
10	GND	SC1/7	31		SC3/3
11		SC3/15	30	GND	SC2/8
12		SC4/11	29		SC3/1
13		SC4/13	28		SC4/5
14		SC4/15	27		SC4/3
15	GND	SC3/8	26		SC4/1
16		SC5/11	25	GND	SC2/7
17		SC5/13	24		SC5/5
18		SC5/15	23		SC5/3
19	<47>	SC6/11	22		SC5/1
20	GND	SC3/7	21	<63>	SC6/5

54

# C6 Buffed Microcode <95:64>


1	<64>	SD1/11	40	GND	SD3/8
2		SD1/13	39	<80>	SD1/5
3		SD1/15	38		SD1/3
4		SD2/11	37		SD1/1
5	GND	SD1/8	36		SD2/5
6		SD2/13	35	GND	SD3/7
7		SD2/15	34		SD2/3
8		SD3/11	33		SD2/1
9		SD3/13	32		SD3/5
10	GND	SD1/7	31		SD3/3
11		SD3/15	30	GND	SD4/8
12		SD4/11	29		SD3/1
13		SD4/13	28		SD4/5
14		SD4/15	27		SD4/3
15	GND	SD2/8	26		SD4/1
16		SD5/11	25	GND	SD4/7
17		SD5/13	24		SD5/5
18		SD5/15	23		SD5/3
19	<79>	SD6/11	22		SD5/1
20	GND	SD2/7	21	<95>	SD6/5

# Course Panel Lower Half



Seen from socket side

10




CPU Panel #1  
 Arithmetic  
 CPU Panel #1 I/O  
 CPU Panel #1 Solenoids  
 of Filter  
 CPU Panel #1 I/O  
 Control


22 Sept 76  
 ARD



# Wiring List Console Board




#1	#2	#3	#4	#1	#2	#3	#4	#1
LT1	- SE1/10	SE1/11	- C7/39	LW1	- SE3/10	SE3/11	- C9/16	LU1
LT2	- SE1/12	SE1/13	- C7/38	LW2	- SE3/6	SE3/5	- C9/17	LU2
LT3	- SE1/14	SE1/15	- C7/37	LW3	- SE3/4	SE3/3	- C9/18	LU3
LT4	- SE1/6	SE1/5	- C7/36	LW4	- SE3/2	SE3/1	- C9/19	LU4
LT5	- SE1/4	SE1/3	- C7/34					LU5
LT6	- SE1/2	SE1/1	- C7/33					LU6
LT7	- SE2/10	SE2/11	- C7/32	LW7	- SE2/6	SE2/5	- C8/17	LU7
LT8	- SE2/12	SE2/13	- C7/31	LW8	- SE2/4	SE2/3	-	LU8
LT9	- SE3/12	SE3/13	- C7/29	LW9	- SE2/2	SE2/1	- SF8/10	LU9
LT10	- SE3/14	SE3/15	- C7/28	LW10	- SE2/14	SE2/15	- SH5/6	LU10
LT11	- SE4/10	SE4/11	- C7/27					LU11
LT12	- SE4/12	SE4/13	- C7/26					LU12
LT13	- SE4/14	SE4/15	- C7/24					LU13
LT14	- SE4/6	SE4/5	- C7/23					LU14
LT15	- SE4/4	SE4/3	- C7/22					LU15
LT16	- SE4/2	SE4/1	- C7/21					LU16
LT17	- /							LU17
LT18	- /							LU18
LT19	- SE5/10	SE5/11	- C10/39					LU19
LT20	- SE5/12	SE5/13	- C10/38					LU20
LT21	- SE5/14	SE5/15	- C10/37					LU21
LT22	- SE5/6	SE5/5	- C10/36					LU22
LT23	- SE5/4	SE5/3	- C10/34					LU23
LT24	- /							LU24



\* SE1 & SE2 are non-inverting  
all others inverting

\*

Wiring List




H1	H2	H3	H4	H1	H2	H3	H4
LU1 - SF1/10		SF1/11	- C7/1	LV1 - SF1/6		SF1/5	- C12/39
LU2 - SF1/12		SF1/13	- C7/2	LV2 - SF1/4		SF1/3	- C12/38
LU3 - SF1/14		SF1/15	- C7/3	LV3 - SF1/2		SF1/1	- C12/37
LU4 - SF2/10		SF2/11	- C7/4	LV4 - SF2/6		SF2/5	- C12/36
LU5 - SF2/12		SF2/13	- C7/6	LV5 - SF2/4		SF2/3	- C12/34
LU6 - SF2/14		SF2/15	- C7/7	LV6 - SF2/2		SF2/1	- C12/33
LU7 - SF3/10		SF3/11	- C7/8	LV7 - SF3/6		SF3/5	- C12/32
LU8 - SF3/12		SF3/13	- C7/9	LV8 - SF3/4		SF3/3	- C12/31
LU9 - SF3/14		SF3/15	- C7/11	LV9 - SF3/2		SF3/1	- C12/29
LU10 - SF4/10		SF4/11	- C7/12	LV10 - SF4/6		SF4/5	- C12/28
LU11 - SF4/12		SF4/13	- C7/13	LV11 - SF4/4		SF4/3	- C12/27
LU12 - SF4/14		SF4/15	- C7/14	LV12 - SF4/2		SF4/1	- C12/26
LU13 - SF5/10		SF5/11	- C7/16	LV13 - SF5/6		SF5/5	- C12/24
LU14 - SF5/12		SF5/13	- C7/17	LV14 - SF5/4		SF5/3	- C12/23
LU15 - SF5/14		SF5/15	- C7/18	LV15 - SF5/2		SF5/1	- C12/22
LU16 - SG6/4		SG6/3	- C7/19	LV16 - SG6/2		SG6/1	- C12/21
LU17	/			LV17	/		
LU18	/			LV18	/		
LU19	/			LV19	/		
LU20 - SG8/12		SG8/13	- C1/24	LV20 - SG7/2		SG7/1	- C1/16
LU21 - SG8/14		SG8/15	- C1/23	LV21 - SG8/6		SG8/5	- C1/17
LU22 - SG7/6		SG7/5	- C1/22	LV22 - SG8/4		SG8/3	- C1/18
LU23 - SG7/4		SG7/3	- C1/21	LV23 - SG8/2		SG8/1	- C1/19
LU24	/			LV24	/		

\* SG7 & SG8 are non-inverting

23 Sept 76  
ABB

CPU Panel #1  
Arithmetic  
CPU Panel #1  
I/O  
CPU Panel #1  
Selector  
CPU Panel #1  
I/O  
Control

Wiring list




#1	#2	#3	#4	#1	#2	#3	#4
LX1	- SG1/10	SG1/11	- SC8/4	LY1	- SG1/6	SG1/5	- C12/1
LX2	- SG1/12	SG1/13	- SC8/7	LY2	- SG1/4	SG1/3	- C12/2
LX3	- SG1/14	SG1/15	- SC8/9	LY3	- SG1/7	SG1/11	- C12/3
LX4	- SG2/10	SG2/11	- SC8/12	LY4	- SG2/6	SG2/5	- C12/4
LX5	- SG2/12	SG2/13	- SC9/4	LY5	- SG2/4	SG2/3	- C12/6
LX6	- SG2/14	SG2/15	- SC9/7	LY6	- SG2/2	SG2/1	- C12/7
LX7	- SG3/10	SG3/11	- SC9/9	LY7	- SG3/6	SG3/5	- C12/8
LX8	- SG3/12	SG3/13	- SC9/12	LY8	- SG3/4	SG3/3	- C12/9
LX9	- SG3/14	SG3/15	- SC10/4	LY9	- SG3/2	SG3/1	- C12/11
LX10	- SG4/10	SG4/11	- SC10/7	LY10	- SG4/6	SG4/5	- C12/12
LX11	- SG4/12	SG4/13	- SC10/9	LY11	- SG4/4	SG4/3	- C12/13
LX12	- SG4/14	SG4/15	- SC10/12	LY12	- SG4/2	SG4/1	- C12/14
LX13	- SG5/10	SG5/11	- SD8/4	LY13	- SG5/6	SG5/5	- C12/16
LX14	- SG5/12	SG5/13	- SD8/7	LY14	- SG5/4	SG5/3	- C12/17
LX15	- SG5/14	SG5/15	- SD8/9	LY15	- SG5/2	SG5/1	- C12/18
LX16	- SG5/10	SG6/11	- SD8/12	LY16	- SG6/6	SG6/5	- C12/19
LX17	- SG6/12	SG6/13	- SD9/4	LY17	/		
LX18	- SG6/14	SG6/15	- SD9/7	LY18	/		
* LX19	- SG7/10	SG7/11	- SH1/2	LY19	/		
* LX20	- SG7/12	SG7/13	- SH1/4	LY20	/		
* LX21	- SG7/14	SG7/15	- SH1/6	LY21	/		
* LX22	- SG8/10	SG8/11	- SH1/10	LY22	/		
LX23	/			LY23	/		
LX24	/			LY24	/		

\* these are as follows



	#6	#5
LX19	SD9/9	SH1/1
LX20	SD9/12	SH1/3
LX21	SD10/4	SH1/5
LX22	SD10/7	SH1/11


# Virtual/Physical Selector



24 Sept 76  
ARD

CPU Panel #1 Arithmetic  
CPU Panel #1 I/O  
CPU Panel #1 Selector's  
CPU Panel #1 I/O Control

# Virtual/Physical Selector



- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20

# Console to Switches Connector

C13

1	DSW 0	- C11/1	40	GND	
2	DSW 1	- C11/2	39		
3	DSW 2	- C11/3	38	+V	- SH10/15
4	DSW 3	- C11/4	37	MC 2	- SF10/10
5	DSW 4	- C11/6	36	MC 1	- SH7/12
6	DSW 5	- C11/7	35	MS	- SH7/14
7	DSW 6	- C11/8	34	MS 2	- SF6/10
8	DSW 7	- C11/9	33	MS 1	- SH8/10
9	DSW 8	- C11/11	32	LD PCR 2	- SF8/11
10	DSW 9	- C11/12	31	LD PCR 1	- SH8/12
11	DSW 10	- C11/13	30	Phys/Vir fuel	- SH8/14
12	DSW 11	- C11/14	29	Load Address	- SH9/10
13	DSW 12	- C11/16	28	Examine	- SH9/12
14	DSW 13	- C11/17	27	Carline	- SH9/14
15	DSW 14	- C11/18	26	Halt	- SH10/10
16	DSW 15	- C11/19	25	Start	- SH10/12
17	DSW 16	- C11/39	24	Deposit	- SH10/14
18	DSW 17	- C11/38	23	DSW 21	- C11/33
19	DSW 18	- C11/37	22	DSW 20	- C11/34
20	GND		21	DSW 19	- C11/36

## Console words to CPU

#1

DSW

15															2	1	0
----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---	---

#2

DSW

L	A	E	X	C	S	.	H	X	X	X	X	21	20	19	18	17	16
---	---	---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

25 Sept 76  
ARA

C7

## PCR &amp; Vector Data

C8

1	PCR <6>	SF1/11
2		SF1/12
3		SF1/15
4		SF2/11
5	GND - SF1/18	
6		SF2/13
7		SF2/15
8		SF3/11
9		SF3/13
10	GND - SF1/7	
11		SF3/15
12		SF4/11
13		SF4/13
14		SF4/15
15	GND - SF2/8	
16		SF5/11
17		SF5/13
18		SF5/15
19	PCR <15>	SGG/3
20	GND - SF2/7	

40	GND - SE1/8	
39	Vector <4>	SE1/11
38		SE1/13
37		SE1/15
36		SE1/5
35	GND - SE1/7	
34		SE1/3
33		SE1/1
32		SE2/11
31	Vector <7>	SE1/13
30	GND - SE2/8	
29	Vector <8>	SE3/13
28		SE3/15
27		SE4/11
26		SE4/13
25	GND - SE2/7	
24		SE4/15
23		SE4/5
22		SE4/13
21	Vector <15>	SE4/11

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20

C9

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20

1	VA <0>	SC8/3	40	GND - SC8/8	
2		SC8/6	39	VA <12>	SD8/3
3		SC8/10	38		SD8/6
4		SC8/13	37		SD8/10
5	GND - SE3/8		36		SD8/13
6		SC9/3	35	GND - SD7/8	
7		SC9/6	34		SD9/3
8		SC9/10	33		SD9/6
9		SC9/13	32		SD9/10
10	GND - SE3/7		31		SD9/13
11		SC10/3	30	GND - SC9/8	
12		SC10/6	29		SD10/3
13		SC10/10	28	VA <21>	SD10/6
14	VA <11>	SC10/13	27		
15	GND - SE4/8		26		
16			25	GND - SD6/8	
17	BUS [L] - SE2/5		24	HALT [L] -	SG9/13
18			23	HALT [H] -	SG9/3
19	CPCLOCK -	SG10/15	22		
20	GND - SE4/7		21		

1	PA <0>	SC8/2	40	GND - SD9/8	
2		SC8/5	39	PA <12>	SD8/2
3		SC8/11	38		SD8/5
4		SC8/14	37		SD8/11
5	GND - SC10/8		36		SD8/14
6		SC9/2	35	GND - SD6/7	
7		SC9/5	34		SD9/2
8		SC9/11	33		SD9/5
9		SC9/14	32		SD9/11
10	GND - SD5/7		31		SD9/14
11		SC10/2	30	GND - SD0/8	
12		SC10/5	29		SD10/2
13		SC10/11	28	PA <21>	SD10/5
14	PA <11>	SC10/14	27		
15	GND - SD8/8		26		
16	C'	SE3/11	25	GND -	SD5/7
17	V'	SE3/5	24	MHE [H] -	SF7/4
18	N'	SE3/3	23		
19	Z'	SE3/1	22		
20	GND - SD7/7		21	MHCLEH -	SF8/11

25 Sept 76  
APB

CPU Board #1  
Arithmetic  
CPU Board #1  
I/O  
CPU Board #1  
Solutions  
CPU Board #1  
I/O  
Control



c10 SW Data + Vector Address

to Control Board

1	Dsw 6	C11/1
2		C11/2
3		C11/3
4		C11/4
5	GND	- C11/5
6		C11/6
7		C11/7
8		C11/8
9		C11/9
10	GND	- C11/10
11		C11/11
12		C11/12
13		C11/13
14		C11/14
15	GND	- C11/15
16		C11/16
17		C11/17
18		C11/18
19	Dsw 15	C11/A
20	GND	- C11/20

40	GND	- C11/40
39	VCTA (p)	- SES/1
38		SES/13
37		SES/15
36		SES/5
35	GND	- C11/35
34	VCTA (47)	SES/3
33		
32		
31		
30	GND	- C11/30
29	HALT [L]	- S69/10
28	HALT [H]	- S69/6
27		
26	LD PCR	- SH4/4
25	GND	- C11/25
24	DIS [L]	- SF10/6
23	DIS [H]	- SF10/5
22	PFS [H]	- SF6/5
21	PANEL Reset [L]	- SF9/1

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20

c11 SW Data

to CPU Board








1	Dsw 0	C10/1 + C13/1
2		C10/2 + C13/2
3		C10/3 + C13/3
4		C10/4 + C13/4
5	GND	- S63/8 + C10/5
6		C10/6 + C13/5
7		C10/7 + C13/6
8		C10/8 + C13/7
9		C10/9 + C13/8
10	GND	- S63/7 + C10/10
11		C10/11 + C13/9
12		C10/12 + C13/10
13		C10/13 + C13/11
14		C10/14 + C13/12
15	GND	- S64/8 + C10/15
16		C13/13 + C10/16
17		C13/14 + C10/17
18		C13/15 + C10/18
19	Dsw 15	C13/16 + C10/19
20	GND	- S64/7 + C10/20

40	GND	- S65/8 + C10/40
39	Dsw 16	C13/17
38		C13/18
37		C13/19
36		C13/21
35	GND	- S65/7 + C10/35
34		C13/22
33	Dsw 21	C13/23
32		
31		
30	GND	- S66/8 + C10/30
29		
28		
27	H	- SH5/6
26	D	- SH5/2
25	GND	- S66/7 + C10/25
24	S	- SH5/4
23	C	- SH5/14
22	EX	- SH5/12
21	LA	- SH5/10

1	DL(0)	- S61/5	40	CPD -	SF3/8
2		S61/3	39	PSR (CPD)	SF1/5
3		S61/1	38		SF1/3
4		S62/5	37		SF1/1
5	6ND	- S61/8	36		SF2/5
6		S62/3	35	6ND -	SF2/7
7		S62/1	34		SF2/3
8		S63/5	33		SF2/1
9		S63/3	32		SF3/5
10	6ND	- S61/7	31		SF3/3
11		S63/1	30	6ND -	SF4/8
12		S64/5	29		SF3/1
13		S64/3	28		SF4/5
14		S64/1	27		SF4/3
15	6ND	- S62/8	26		SF4/1
16		S65/5	25	6ND -	SF4/7
17		S65/3	24		SF5/5
18		S65/1	23		SF5/3
19	DL(15)	S66/5	22		SF5/1
20	6ND	- S62/7	21	PSR(15)	S66/3


CPA Panel #1  
Arithmetic  
CPA Panel #1  
I/O  
CPA Panel #1  
I/O  
CPA Panel #1  
I/O  
CPA Panel #1  
I/O

25 Sept 1976  
ARO



Capo = 10uF @ 25VDC

Physical/Virtual



Ld PCR 1

MS 1

MH

MC 1

25 Sept 1976  
ARD



CPU Panel #1 Arithmetic

CPU Panel #1 I/O


CPU Panel #1 Selector's Station

CPU Panel #1 I/O Control

# Control Panel Logic



Pin #'s correspond to 16 pin sockets  
whether the IC is a 14 or 16 pin device










26 Sept 76  
 ARB

CPU Panel #1  
 Arithmetic  
 CPU Panel #1  
 I/O  
 CPU Panel #1  
 Solvers  
 CPU Panel #1  
 I/O

# Switch Wiring

(Data to CPU card must be low true)





CPA Panel #1  
Arithmetic  
CPA Panel #1  
I/O  
CPA Panel #1  
I/O  
CPA Panel #1  
I/O  
CPA Panel #1  
I/O

26 Sept 76  
ARO



3/CN4 - CN21 (3) (24") SRC/DST  
2/CN8 - CN24 (3) (24") IAST  
1/CN4 - CN23 (3) (32") I/O em  
1/CN7 - CN26 (3) (31") SCNATlt

2) 15 1/2" yellow -

Control Processing Unit Board # 3

Control Processing Unit Board # 3

20

		C 150	V 150	Z 150	N 150	I
4 SRC, DST I.R. Demand Data	C sel S175	Vec S175	C',V',Z',N' 175	Carry Pres S86	Z sel S175	N sel S175
	Carry In S175	Carry In 151	<3:0> CPU 2901	Z S151	I7, I7, INT7 08	
	I6,7,8/SRS S175	ByteOP 08		Z/N S153	ZA Z S08	
3 Microcode <32:63>	B ADD S175	ByteOP 04	<7:4> CPU 2901	Z S08	BC0,1,2/SR4 S175	
	A/B Sel S175	ByteOP 08	<11:8> CPU 2901	Z and Lys 470	S4 151	
	B Pat 153	Carry Ex S182	<15:12> CPU 2901	CV S153	B40 151	
2 Microcode <04:31>	R Pat 0 153	Carry Sel S157		MSB R/Q S153	B30/S1 151	
	A Pat 153	Low Carry S182	<19:16> CPU 2901	LSB R/Q 157	B20 151	
	A Pat 153	High Carry S182	<23:20> CPU 2901	R Reg Sel S151	W Reg Sel 151	
1 Microcode <04:95>	Add S175	BR67D/S S1	<27:24> CPU 2901	R Reg Sel S151	A 151	
	AB Code S21	BR67D/S ABC Code S02	<31:28> CPU 2901	A 125	B 151	
	AB Code S32	AB Code S10		B/C 125	C 151	
K	I4,5; M01 S175	Math 153		D/E 125	D 151	
	I0,1,2,3 S175	Parity S280	SOR S05	SOR S05	SRA0,1,2,3 S175	E 151

8 Oct 76 APB

CPU Board #1 I/O  
CPU Board #1 I/O  
CPU Board #1 I/O  
Selector  
Status  
CPU Board #1 I/O

C4		C5		C6		C7	
A3	1		1		1		1
A2	2		2		2		2
A1	3		3		3		3
A0	4		4		4		4
I6	5		5	3/E9/13	5		5
I8	6		6	3/E4/13	6		6
I7	7		7	3/E4/10	7		7
R3	8		8		8		8
R0	9		9		9		9
I5	3/B9/5				3/B4/10		
Z	11		11	3/B6/1	11		11
I0	12		12		12		12
I1	13		13		13		13
I2	14		14		14		14
CP31	15		15		15		15
Q3	16		16		16		16
R0	17		17		17		17
B1	18		18		18		18
B2	19		19		19		19
B3	20		20		20		20
Q6	21		21		21		21
D3	3/B9/7				3/B4/13		
D2							
D1							
D0							
I3	26		26		26		26
I5	27		27		27		27
I4	28		28		28		28
C0	29	3/C2/10	29	3/E9/12	29	3/E9/11	29
GND	3/E9/13						3/E9/9
F3	31		31	3/B8/6			31
G	32	3/E9/13	32	3/E9/11	32	3/E9/14	32
CNT4							3/E9/5
OUT			34	3/B7/10			34
O	35	3/E9/14	35	3/E9/12	35	3/E9/15	35
Y0							3/E9/6
Y1							
Y2							
Y3							
OE	40		40		40		40
							3/A10/5

2/C14/6

C10	C11	C12	C13
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31
32	32	32	32
33	33	33	33
34	34	34	34
35	35	35	35
36	36	36	36
37	37	37	37
38	38	38	38
39	39	39	39
40	40	40	40

1E5/10  
1E4/13  
1E4/16

1B6/2

1F9/

1B8/5

1B6/

1B7/11

1F/6

1A10/5

3/E5/3  
3/E6/13  
3/E6/10  
3/B13/6

3/B6/3

3/B13/3

3/E10/13

3/E10/3

3/E10/4

R23

Q23

3/E5/3  
3/E6/13  
3/E6/10

3/B6/3

3/B8/4  
3/E10/1  
3/B7/12  
3/E10/2

3/A10/6

3/B13/10

3/B13/13

3/E10/11

3/E10/14

3/E10/15

3/A10/6

R31

Q31

3/E5/6  
3/E6/3  
3/E6/6  
3/B12/6

3/B6/4

3/B12/3

3/E14/9

3/F14/7

3/F14/2

3/E10/9

3/B8/3

3/E10/5

3/B7/13

3/E10/6

3/A10/6

3/F10/7  
3/F10/9  
3/F9/7  
3/F9/9

2901 Microprocessor chip connections

8 Oct 76  
ARD

CPA Panel #1 I/O

CPA Panel #1 Selectors

CPA Panel #1 I/O

Cpu DATA IN/out

C4

D3	22
D2	23
D1	24
D0	25
Y0	36
Y1	37
Y2	38
Y3	39

C10

	22
	23
	24
	25
	36
	37
	38
	39

DI3	4/F8/10
DI2	4/F9/10
DI1	4/F10/10
DI0	4/F11/10

DO0	3/F1/2	3/E15/10
DO1	3/E1/2	3/E1/4
DO2	3/D1/2	3/E15/12
DO3	3/A1/2	3/E15/13

3/C10/3  
3/C10/3

C5

D3	22
D2	23
D1	24
D0	25
Y0	36
Y1	37
Y2	38
Y3	39

C11

	22
	23
	24
	25
	36
	37
	38
	39

DI7	4/E8/10
DI6	4/E9/10
DI5	4/E10/10
DI4	4/E11/10

DO4	4/E7/22	3/E15/14
DO5	4/E7/4	
DO6	4/E6/22	
DO7	4/E6/4	

3/C10/3  
3/C10/3  
3/C10/3  
3/C11/1  
3/DIS  
3/DIS  
3/DIS  
3/DIS

3/DIS/1  
3/DIS/3  
3/DIS/5

C6

D3	22
D2	23
D1	24
D0	25
Y0	36
Y1	37
Y2	38
Y3	39

C12

	22
	23
	24
	25
	36
	37
	38
	39

DI11	
DI10	
DI9	
DI8	

DO8	4/B7/22
DO9	4/B7/4
DO10	4/B6/22
DO11	4/B6/4

3/DIS/15  
3/DIS/13  
3/DIS/11  
3/E15/1

C7

D3	22
D2	23
D1	24
D0	25
Y0	36
Y1	37
Y2	38
Y3	39

C13


	22
	23
	24
	25
	36
	37
	38
	39

DI15	
DI14	
DI13	
DI12	

DO12	4/A7/22
DO13	4/A7/4
DO14	4/A6/22
DO15	4/A6/4

3/C15/3  
3/C15/5  
3/C15/15  
3/C15/13

# Low Byte Parity Checker




CPU Panel #1 I/O



CPU Panel #1 Selector's

CPU Panel #1 I/O Control

# Processor Status Control

( 3/SC5/34 - Board # / Socket # /





802426  
AD

CPU Panel #1 I/O

CPU Panel #1 Selector

CPU Panel #1 I/O



# Processor Control Selectors

State	BC2	BC1	BC0			CPUZ	B1
0	0	0	0	LB <07:00>	Low Processor Word Byte operation	ZLB	1
1	0	0	1	LW <15:00>	Low Processor Word operation	ZLW	1
2	0	1	0	UB <23:16>	Upper Processor Word Byte operation	ZUB	0
3	0	1	1	UW <31:16>	Upper Processor Word operation	ZUW	0
4	1	0	0	LW/LB	Conditional word/Byte operation Low Processor Word	CPUZ'	1
5	1	0	1	UW/UB	Conditional word/Byte operation High Processor Word	CPUZ'	0
6	1	1	0	3B <23:00>	24 Bit processor operation	Z3B	1
7	1	1	1	4B <31:00>	32 Bit processor operation	Z4B	1

Selected processor Bytes are enabled by a [#] level

processor Bytes not selected are coded for No operation

B1D, B2D, B3D, & B4D are Byte enable signals

S0, S1 are Processor Status selector signals

UPWO (upper word only enable [1]) control CPU tristate

A, B, C, D, & E Shift select lines

I7 = L downshift ; H upshift

# OUTPUT Control States

B1D	B2D	B3D	B4D	S1	S0	UPWD	A	B	C	D	E
1	0	0	0	0	0	1	1	1	1	I7	I7
1	1	0	0	0	1	1	1	1	I7	1	I7
0	0	1	0	1	0	0	1	I7	I7	1	1
0	0	1	1	1	1	0	I7	1	I7	1	1
1	Byte [H]	0	0	0	Byte [L]	1	1	1	$\overline{B \wedge I7}$	$\overline{B \wedge I7}$	I7
0	0	1	Byte [H]	1	Byte [L]	0	$\overline{B \wedge I7}$	$\overline{B \wedge I7}$	I7	1	1
1	1	1	0	1	0	1	1	I7	1	1	I7
1	1	1	1	1	1	1	I7	1	1	1	I7

B1D & UPWD are identical ; B3D & S1 are identical

S1	S0	CANC	CAUV	CAUN	CAUZ'	MSBR	MSBQ
0	0	C8	V8	F7	ZL0	F7	Q7
0	1	C16	V16	F15	ZLW	F15	Q15
1	0	C24	V24	F23	ZUB	F23	Q23
1	1	C32	V32	F31	ZUCW	F31	Q31


9 Oct 76  
ARD

CPU Panel #1 I/O

CPU Panel #1 Selector Status

CPU Panel #1 I/O Control

# Code generation



3/E6/11  
3/08/12

3/E6/15

3/B4/14

B3D/S1

B4D

S0

06

06

06

3/A8

3/A7


3/A6

151

151

151

Bcd / 3/B3/11  
acc / 3/B3/10  
acc / 3/B3/9



3/B13/4

3/B14/12

3/B14/4

C

D

E

06

06

06

3/A13


3/A14

3/A15

151

151

151




9 Oct 76

ARRS

CPU Panel #1 I/O

CPU Panel #1 Solenoid Status

CPU Panel #1 I/O Control



# Shift Rotate Codes

<u>SR2</u>	<u>SR1</u>	<u>SR0</u>	UP/Down into LSR/MSB of RAM
0	0	0	'0'
0	0	1	'1'
0	1	0	MSBR (CPUN)
0	1	1	MSBQ
1	0	0	C (PSR)
1	0	1	CPUN + CPUV
1	1	0	LSBR
1	1	1	LSBQ




<u>SR5</u>	<u>SR4</u>	<u>SR3</u>	UP/Down into LSR/MSB of Q Reg
0	0	0	'0'
0	0	1	'1'
0	1	0	msBR
0	1	1	msBQ
1	0	0	C (PSR)
1	0	1	cpun + cpuv
1	1	0	LSBR
1	1	1	LSBQ


90276

ARJ

CPU Panel #1 I/O  
 CPU Panel #1 I/O  
 Selections  
 CPU Panel #1 I/O  
 Control

# Shift Rotate Selects





9 Oct 76  
ARJ


CPU Panel #1 I/O

CPU Panel #1 Selectors  
Station

CPU Panel #1 I/O  
Control




# Processor Lookahead Carry Logic



up w

3/07/4




CPU Panel #1 I/O

CPU Panel #1 Solenoid Control

CPU Panel #1 I/O Control


90476  
ARJ

# Carry IN Logic



CPA Source & Operation Coding with Conditional Math Central

Some Operations




CPA Panel #1 I/O

CPA Panel #1 Solvers

CPA Panel #1 I/O Control

9 Oct 76  
AS

# Processor Status Selection



4/G2/3  
VO

4/G2/1  
CO

3/D1


3/F1



(Mislabeled Front Panel)

3/E2


3/D1



3/F2

- MD4 1/CN6/6  
4/E11/18
- MD5 1/CN6/7  
4/E10/18
- MD6 1/CN6/8  
4/E9/18
- MD7 1/CN6/9  
4/E8/18

- C3/11 / 4 S175
- C3/12 / 5
- C3/13 / 13
- C3/14 / 12



- MD8 2/CN6/11  
4/A11/18
- MD9 1/CN6/12  
4/A10/18
- MD10 1/CN6/13  
4/A9/18
- MD11 1/CN6/14  
4/A8/18

- C3/16 / 4 S175
- C3/17 / 5
- C3/18 / 13
- C3/19 / 12



- MD12 1/CN6/16  
4/A11/18
- MD13 1/CN6/17  
4/A10/18
- MD14 1/CN6/18  
4/A9/18
- MD15 1/CN6/19  
4/A8/18


2/CM/13  
3/F3/9







9 Oct 76  
ARB

CPU Panel #1 I/O

CPU Panel #1 Selectors

CPU Panel #1 I/O Control





CPA Panel II I/O

CPA Panel II Selector's Station

CPA Panel II I/O Control



	A Address	3/F11
C2/39	4 S175	2 AmCD0 / 3/F10/3 3 / 3/F12/2
C2/38	5	7 AmCD1 3/F12/4 / 3/F10/13 6
C2/37	13	15 AmCD2 3/F12/5 / 3/F9/3 14
C2/36	12	10 AmCD3 3/F13/2 11

3/F6/1  
3/F14/1

4 | 1 | 9

B Address 3/F5

C2/32	4 S175	2 BmCD0 3/F8/3 3 / 4/F2/14
C2/31	5	7 BmCD1 3/F8/13 6
C2/29	13	15 BmCD2 3/F7/3 14
C2/28	12	10 BmCD3 3/F7/13 11

1 | 9


AEG Smt 3/F6

C2/34	4 S175	2 AAG 3/F9/14 3
C2/33	5	7 AA1 3/F9/2 6
C2/27	13	15 OAG 3/F7/14 14
C2/26	12	10 OAG 3/F7/2 11

4 | 1 | 9

3/F4/1

CP4  
3/F5/9  
3/F14/9




360  
 346  
 000360  
 177440  
 1000020

330  
 177440  
 0 177770

CPU Panel #1 I/O  
 CPU Panel #1 Solenoid's  
 CPU Panel #1 I/O  
 CPU Panel #1 I/O  
 Central

120476  
 AM

# SRC & DST ORING Logic



Added

6 May 78

AGB

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30

# Connector Wiring Board #3

12 Oct 76 33  
ARS

## #1 (IN)

1	<64>	B-BR0	+	4/G6/15	40	GND			
2		B-BR1	+	4/G6/14	39	<80>	B-CA0	+	4/F7/9
3		B-BR2	+	4/G6/13	38		B-CA1	+	4/F7/8
4		B-BR3	+	4/G6/11	37		B-CA2	+	4/F7/7
5	GND				36		B-CA3	+	4/F7/2
6		B-BR4	+	4/G6/9	35	GND			
7		B-BR5	-		34		B-CA4	+	4/F7/1
8		D-ID0	+	1/B12/4	33		B-CA5	+	4/F7/23
9		D-ID1	+	1/B12/12	32		B-CA6	+	4/B2/11
10	GND				31		B-CA7	-	1/B3/4
11		D-ID2	+	1/B12/13	30	GND			
12		D-ID3	+	1/c12/5	29		B-CA8	-	1/B3/2
13		D-ID4	+	1/c12/4	28		B-CA9	-	2/B3/11
14		D-ID5	+	1/c12/12	27		B-CA10	-	
15	GND				26		B-CA11	-	
16		D-ID6	+	1/c12/13	25	GND			
17		D-ID7	+	1/D12/5	24		B-C00	-	4/2/11
18		D-ID8	+	1/D12/4	23		B-C01	-	4/2/12
19	<79>	D-ID9	+	1/D12/5	22		B-C02	+	4/2/13
20	GND				21	<95>	B-C03	+	1/A5/11

## #2 (IN)

1	<8>	D-S0	+	3/F15/4	40	GND			
2		D-S1	+	3/F15/5	39	<16>	D-AD0	+	3/F11/4
3		D-S2	+	3/F15/13	38		D-AD1	+	3/F11/5
4		D-F0	+	3/F15/12	37		D-AD2	+	3/F11/13
5	GND				36		D-AD3	+	3/F11/12
6		D-F1	+	3/F14/4	35	GND			
7		D-F2	+	3/F14/5	34		D-AS0	+	3/F6/4
8		D-D0	+	3/F4/12	33		D-AS1	+	3/F6/5
9		D-D1	+	3/F4/13	32		D-BD0	+	3/F5/4
10	GND				31		D-BD1	+	3/F5/5
11		D-D2	+	3/F4/5	30	GND			
12		D-A0	+	4/G4/13	29		D-BD2	+	3/F5/13
13		D-A1	+	4/G4/12	28		D-BD3	+	3/F5/12
14		D-A2	+	4/G4/4	27		D-BS0	+	3/F6/13
15	GND				26		D-BS1	+	3/F6/12
16		D-DS0	+	4/G5/13	25	GND			
17		D-DS1	+	4/G5/12	24		D-CC0	+	3/F3/4
18		D-DS2	+	4/G5/4	23		D-CC1	+	3/F3/5
19	<15>	D-DS3	+	4/G5/5	22		D-CC2	+	3/F3/13
20	GND				21	<31>	D-CC3	+	3/F3/12

CPU Panel #1 I/O

CPU Panel #1 Selector Switch

CPU Panel #1 I/O Control

# Connector Wiring

Board # 3

# 3

1	<327	D-N0 + 3/A2/4	40	GND		1
2		D-N1 + 3/A2/5	39	<48>	D-SR0 + 3/B15/4	2
3		D-N2 + 3/A2/13	38		D-SR1 + 3/B15/5	3
4		D-N3 + 3/A2/12	37		D-SR2 + 3/B15/13	4
5	GND		36		D-SR3 + 3/B15/12	5
6		D-Z0 + 3/B2/4	35	GND		6
7		D-Z1 + 3/B2/5	34		D-SR4 + 3/A5/4	7
8		D-Z2 + 3/B2/13	33		D-SR5 + 3/F4/4	8
9		D-Z3 + 3/B2/12	32		B-CB + 3/F12/12	9
10	GND		31		D-BC0 + 3/A5/5	10
11		D-V0 + 3/E2/4	30	GND		11
12		D-V1 + 3/E2/5	29		D-BC1 + 3/A5/13	12
13		D-V2 + 3/E2/13	28		D-BC2 + 3/A5/12	13
14		D-V3 + 3/E2/12	27		D-MA0 + 3/F14/13	14
15	GND		26		D-MA1 + 3/F14/12	15
16		D-C0 + 3/F2/4	25	GND		16
17		D-C1 + 3/F2/5	24		D-CL0 + 2/A15/14	17
18		D-C2 + 3/F2/13	23		D-CL1 + 2/A15/2	18
19	<477>	D-C3 + 3/F2/12	22		D-CCL + 4/A1/2	19
20	GND		21	<63>	D-CFP + 4/G4/5	20

# 4

1	LD IR	+ 4/G3/9	40	GND		1
2	LB IR	+ 2/C12/13	39	SRC0	+ 3/F10/6	2
3	AB IR	+ 2/C12/10	38	SRC1	+ 3/F8/10	3
4	ST IR DCO	+ 2/C11/10	37	SRC2	+ 3/F7/6	4
5	GND		36	SRC3	+ 3/F13/14	5
6	IR DCO	+ 2/C10/1	35	GND		6
7	PCR WLB	+ 4/G13/6	34	DST0	+ 3/F8/5	7
8	PCR WHB	+ 4/G14/6	33	DST1	+ 3/F8/11	8
9	PCR READ	+ 4/G15/6	32	DST2	+ 3/F7/5	9
10	GND		31	DST3	+ 3/F13/11	10
11	XL	+ 2/CN2/28	30	GND		11
12	X14	+ 2/CN2/27	29	Byte	+ 3/E12/11	12
13	XA	+ 2/CN2/26	28	Special	+ 1/C18/5	13
14	WAITH	+ 2/C11/2	27	UDA	+ 1/D8/13	14
15	GND		26	LKHD	+ 1/D12/12	15
16	EP-EB [15]	+ 4/C3/12	25	GND		16
17			24	WLB Stroke	+ 4/G13/12	17
18	IR Busy L	+ 2/C9/14	23	WHB Stroke	+ 4/G14/12	18
19	PSR4	- 1/A	22	Read Stroke	+ 4/G15/12	19
20	GND		21			20

# Connector Wiring Board # 1

14 Oct 76 34

#4

1	YSLHT	-	3/D15/2	40	GND	
2	CPUC	-	3/E12/15	39	C	+ 1/A2/2
3	CPADP	-	3/C10/36	38	V	+ 1/A2/14
4	OASC	+	4/G3/7	37	Z	+ 1/A1/1
5	GND			36	N	+ 1/A2/1
6	CSOR	+	4/G12/13	35	GND	
7	TMOT L	+	1/C1/4	34	CVZ	+ 1/A1/13
8	ODDADD L	+	1/D9/10	33	C+N	+ 1/A2/3
9	MMGT L	+	1/C1/6	32	V+N	+ 1/A2/13
10	GND			31	(V+N)VZ	+ 1/A1/3
11	INST CLEAR L	+	1/A10/2 + 1/B14/5	30	GND	
12	EX	+	3/F12/11	29	SPCLH	+ 2/C15/2
13	SYSTEM INST [L]	+	2/B14/2 + 4/G11/5	28		
14	INST TRIGGER [L]	+	1/D4/2	27		
15	GND			26	CPUC	+ 2/A14/6
16	TDC LO	+	1/E4/14	25	GND	
17	RDC LO	+	1/E4/13	24	$\overline{IA'}$	+ 1/E9/9
18	TAC LO	T	1/E4/11	23	$\overline{IB'}$	+ 1/E9/17
19	RAC LO	+	1/E4/10	22	$\overline{IC'}$	+ 1/E9/6
20	GND			21	IEO	- 1/E9/15

## #5 (OUT)

1	<16>	B- $\overline{AD_0}$	+	3/F11/3	40	GND	
2		B- $\overline{AD_1}$	+	3/F11/6	39	<16>	B- $\overline{S_4}$ + 3/F15/3
3		B- $\overline{AD_2}$	+	3/F11/14	38		B- $\overline{S_1}$ + 3/F15/6
4		B- $\overline{AD_3}$	+	3/F11/11	37		B- $\overline{S_2}$ + 3/F15/14
5	GND			36		B- $\overline{S_3}$ + 3/F15/0	
6		B- $\overline{AS_0}$	+	3/F6/3	35	GND	
7		B- $\overline{AS_1}$	+	3/F6/6	34		B- $\overline{F_1}$ + 3/F14/3
8		B- $\overline{BD_0}$	+	3/F5/3	33		B- $\overline{F_2}$ + 3/F14/6
9		B- $\overline{BD_1}$	+	3/F5/6	32		B- $\overline{D_0}$ + 3/F4/11
10	GND			31		B- $\overline{D_1}$ + 3/F4/14	
11		B- $\overline{BD_2}$	+	3/F5/14	30	GND	
12		B- $\overline{BD_3}$	+	3/F5/11	29		B- $\overline{D_2}$ + 3/F4/6
13		B- $\overline{BS_0}$	+	3/F6/14	28		B- $\overline{A_0}$ + 4/G4/14
14		B- $\overline{BS_1}$	+	3/F6/11	27		B- $\overline{A_1}$ + 4/G4/11
15	GND			26		B- $\overline{A_2}$ + 4/G4/3	
16		B- $\overline{CC_0}$	+	3/F3/3	25	GND	
17		B- $\overline{CC_1}$	+	3/F3/6	24		B- $\overline{DS_0}$ + 4/G5/14
18		B- $\overline{CC_2}$	+	3/F3/14	23		B- $\overline{DS_1}$ + 4/G5/11
19	<31>	B- $\overline{CC_3}$	+	3/F3/11	22		B- $\overline{DS_2}$ + 4/G5/3
20	GND			21	<15>	B- $\overline{DS_3}$ + 4/G5/6	

CPU Panel #1 I/O  
 CPU Panel #1 Solenoids  
 CPU Panel #1 I/O Control

Connector wiring Board # 1  
#6 (out)

1	(32)	B-N $\bar{0}$	+ 3/A2/3	40	GND		
2		B-N $\bar{1}$	+ 3/A2/6	39	(48)	B-SR $\bar{0}$	+ 3/B15/3
3		B-N $\bar{2}$	+ 3/A2/14	38		B-SR $\bar{1}$	+ 3/B15/6
4		B-N $\bar{3}$	+ 3/A2/11	37		B-SR $\bar{2}$	+ 3/B15/14
5	GND			36		B-SR $\bar{3}$	+ 3/B15/11
6		B-E $\bar{4}$	+ 3/B2/3	35	GND		
7		B-E $\bar{1}$	+ 3/B2/6	34		B-SR $\bar{4}$	+ 3/A5/3
8		B-E $\bar{2}$	+ 3/B2/14	33		B-SR $\bar{5}$	+ 3/F4/3
9		B-E $\bar{2}$	+ 3/B2/11	32		B-C $\bar{0}$	+ 1/A7/14
10	GND			31		B-BC $\bar{0}$	+ 3/A5/6
11		B-V $\bar{0}$	+ 3/E2/3	30	GND		
12		B-V $\bar{1}$	+ 3/E2/6	29		B-BC $\bar{1}$	+ 3/A5/14
13		B-V $\bar{2}$	+ 3/E2/14	28		B-BC $\bar{2}$	+ 3/A5/11
14		B-V $\bar{3}$	+ 3/E2/11	27		B-MA $\bar{0}$	+ 3/F14/14
15	GND			26		B-MA $\bar{1}$	+ 3/F14/11
16		B-C $\bar{0}$	+ 3/F2/3	25	GND		
17		B-C $\bar{1}$	+ 3/F2/6	24		B-C $\bar{0}$	+ 2/A15/10
18		B-C $\bar{2}$	+ 3/F2/14	23		B-C $\bar{1}$	+ 4/G1/6
19	(47)	B-C $\bar{3}$	+ 3/F2/11	22		B-C $\bar{2}$	+ 4/A1/6
20	GND			21	(63)	B-C $\bar{3}$	-

#7

1	PV $\bar{0}$	+ 4/F11/22	40	GND		
2	PV $\bar{1}$	+ 4/F10/22	39	SCR $\bar{B}0$	+ 4/F7/13	
3	PV $\bar{2}$	+ 4/F9/22	38	SCR $\bar{B}1$	+ 4/F7/11	
4	PV $\bar{3}$	+ 4/F8/22	37	SCR $\bar{B}2$	+ 4/F6/13	
5	GND		36	SCR $\bar{B}3$	+ 4/F6/11	
6	PV $\bar{4}$	+ 4/E11/22	35	GND		
7	PV $\bar{5}$	+ 4/E10/22	34	SCR $\bar{B}4$	+ 4/E7/13	
8	PV $\bar{6}$	+ 4/E9/22	33	SCR $\bar{B}5$	+ 4/E7/11	
9	PV $\bar{7}$	+ 4/E8/22	32	SCR $\bar{B}6$	+ 4/E6/13	
10	GND		31	SCR $\bar{B}7$	+ 4/E6/11	
11	BCN $\bar{1}$	+ 4/G6/10	30	GND		
12	BCN $\bar{2}$	+ 1/A3/6	29	SCR $\bar{B}8$	+ 4/G7/13	
13	UMDFH	+ 1/CN2/5	28	SCR $\bar{B}9$	+ 4/G7/11	
14	INHBTL	+ 1/G7/12	27	SCR $\bar{B}10$	+ 4/G6/13	
15	GND		26	SCR $\bar{B}11$	+ 4/G6/11	
16	SCR $\bar{A}0$	+ 4/F7/7	25	GND		
17	SCR $\bar{A}1$	+ 4/F7/18	24	TBitH	+ 1/A7/11	
18	SCR $\bar{A}2$	+ 4/F7/19	23	YSH	+ 1/A7/13	
19	SCR $\bar{B}$ modifiable	+ 4/F7/16	22	PFA	+ 1/A7/6	
20	GND		21	FAN	+ 1/G7/15 + 4/G12/11	

G	H I To Console AD & ADx (Physical) C/V, 2, N	2	MMIO Control	3	INTERNAL ADDRESS + Control	4	UNIUS 16 Bits Data 16 Bits Address
---	--	---	--------------	---	-------------------------------	---	--

F	S To Console AD & ADx (Virtual) C/V, 2, N	6	MMIO Data IN/out	7	16 Bits IN INTERNAL BUS 16 Bits out	8	16 Bits → IR1 16 Bits IR2 ←
---	---	---	---------------------	---	---	---	--------------------------------

E	9 To Console Data, PS Ref.	ADUS I/O 8838	Term No 180/590	ADUS I/O 8838	ADUS I/O 8838	DBUS I/O 8838	DBUS I/O 8838	Term Bus 180/590
---	-------------------------------	---------------	-----------------	---------------	---------------	---------------	---------------	------------------

D	ADUS Sel 157	ADUS Sel 157	ADUS I/O 8838	ADUS Sel 157	DBUS I/O 8838	DBUS I/O 8838	DBUS I/O 8838	DBUS Sel 157
---	--------------	--------------	---------------	--------------	---------------	---------------	---------------	--------------

C	clock S32	Sel IR S48	Sel IR S74	ADUS Sel 157	ADUS I/O 8838	ADUS I/O 8838	DBUS I/O 8838	DBUS Sel 157
---	-----------	------------	------------	--------------	---------------	---------------	---------------	--------------

B	clock S37	Sel Dly S11	ADx S175	ADUS Sel 157	ADUS I/O 8838	ADUS I/O 8838	DBUS I/O 8838	DBUS Sel 157
---	-----------	-------------	----------	--------------	---------------	---------------	---------------	--------------


A	clock S74	120 Dly S11	AD S175	ADUS Sel 157	ADUS I/O 8838	ADUS I/O 8838	DBUS I/O 8838	DBUS Sel 157
---	-----------	-------------	---------	--------------	---------------	---------------	---------------	--------------


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
--	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---

CPU Board # 1  
Selectors  
Status  
I/O  
Control



Bus Interface Bits 0, 1, 8, 9





CPUS (8)  
4/A4/14

CPUS (8)  
4/F11/7


CPUS (8)

CPUS (8)

160576


CPA Panel 4 I  
Sensors  
CPA Panel 4 I  
I/O  
Control

Bus Interface Bits 2, 3, 10, 11



2/CN4/13

2/CN4/3



CPMO (10)

CPMS (10)

CPMO (27)

CPMS (27)

4/P9/7

16 04 76

CPA Panel II Solutions

CPA Panel II I/O Control

Buss Interface Acls 4, 5, 12, 13

DATA/DATA-BUS [13]

CPU DATA [13]

ID [13]

2/CN7/23  
4/C5/11

DI [13]

INTERNAL BUS [13]

DI [13]

HO [13]

LO [13]

DATA [13]

Load D [13]

CPUS [12]




CPUS [13]

CPUS [5]

CPUS [5]

4/FS/6







4/E10/8



ID [12]  
2/CN7/23  
4/C5/11  
DI [12]

2/CN4/16

2/CN4/6



CP40 <12>

CP415 <12>

CP40 <4>


CP415 <4>

4/F8/6

16 OUT 76














CP4 Panel 4 I Solvers  
CP4 Panel 4 I I/O Control

BUS Interface Nets 6, 7, 14, 15



2/CN4/18

2/CN4/8



CP40(14)

CP45(14)  
4/E10/6


CP40(6)

CP45(6)

160A76

CP4 Panel #1 Solutions  
CP4 Panel #1 I/O  
Central





Start IR Decode Waits for a  $WI/O_L [L]$  or  $WI/O_H [L]$   
 to ensure that the processor condition codes have been  
 set. If  $WAITH$  is not set (i.e.  $L$ ) then there is  
 no wait period.


CPU Panel #1  
 Selectors  
 Status

CPU Panel #1  
 I/O  
 Control





MOD 23 March 80  
A03


Micro cycle (~ 250 - 260 ns)  
Full cycle



CPA Panel #1 Solvers  
CPA Panel #1 I/O Control



Address Registers/Buffering



17 of 76

CPU Panel #1 Solvers  
 CPU Panel #1 I/O Control

2/CN4/26  
A<11>


2/CN4/27  
A<10>

2/CN4/28  
A<9>

2/CN4/29  
A<8>

2/CN4/31  
A<7>

2/CN4/32  
A<6>



2/CN4/33  
AC57



2/CN4/34  
AC47

2/CN4/36  
AC37

2/CN4/37  
AC27

2/CN4/38  
AC17

2/CN4/39  
AC07




170276

CPU Panel II I/O Solenoid Station

CPU Panel II I/O Central



4/CN1/1	DSW0	14	A	S258	12	DI4	4/F3/12	2/C2/13	1
4/E1/1	2/CN8/39	IR0/13	B	2/A1					2
4/CN1/2	DSW1	11	A		9	DI1	4/F3/9	2/C2/3	3
4/E1/4	2/CN8/38	IR1/10	D						4
4/CN1/3	DSW2	2	A		4	DI2	4/F3/4	2/C4/13	5
4/E1/15	2/CN8/37	IR2/3	D						6
4/CN1/4	DSW3	5	A		7	DI3	4/F3/7	2/C4/3	7
4/E1/12	2/CN8/36	IR3/6	B						8
					1				9
					15				10
									11
4/CN1/6	DSW4	14	A	S258	12	DI4	4/E3/12	2/C6/13	12
	2/CN8/34	IR4/13	B	2/A2					13
4/CN1/7	DSW5	11	A		9	DI5	4/E3/9	2/C6/3	14
	2/CN8/33	IR5/10	D						15
4/CN1/8	DSW6	2	A		4	DI6	4/E3/4	2/C8/13	16
	2/CN8/32	IR6/3	D						17
4/CN1/9	DSW7	5	A		7	DI7	4/E1/7	2/C8/3	18
	2/CN8/31	IR7/6	D						19
					1				20
					15				
4/CN1/11	DSW8	14	A	S258	12	DI8	4/D3/12	2/C2/10	1
	2/CN8/29	IR8/13	B	2/A3					2
4/CN1/12	DSW9	11	A		9	DI9	4/D3/9	2/C2/6	3
	2/CN8/28	IR9/10	D						4
4/CN1/13	DSW10	2	A		4	DI10	4/D3/4	2/C4/10	5
	2/CN8/27	IR10/3	B						6
4/CN1/14	DSW11	5	A		7	DI11	4/D3/7	2/C4/6	7
	2/CN8/26	IR11/6	B						8
					1				9
					15				10
4/CN1/16	DSW12	14	A	S258	12	DI12	4/C3/12	2/C6/10	11
	2/CN8/24	IR12/13	B	2/A4					12
4/CN1/17	DSW13	11	A		9	DI13	4/C3/9	2/C6/6	13
	2/CN8/23	IR13/10	D						14
4/CN1/18	DSW14	2	A		4	DI14	4/C3/4	2/C8/10	15
	2/CN8/22	IR14/3	B						16
4/CN1/19	DSW15	5	A		7	DI15	4/C3/7	2/C8/6	17
	2/CN8/21	IR15/6	B						18
					1				19
					15				20



# Connector Wiring CPU Board # 2

#5

Virtual Address

1	VA(8)	+	2/CN1/1	+	2/E7/14
2		+	2/CN1/2	+	2/E7/11
3		+	2/CN1/3	+	2/E7/2
4		+	2/CN1/4	+	2/E7/5
5	GND				
6		+	2/CN1/6	+	2/E8/14
7		+	2/CN1/7	+	2/E8/11
8		+	2/CN6/1		
9		+	2/CN6/2		
10	GND				
11		+	2/CN6/3		
12		+	2/CN6/4		
13		+	2/CN6/6		
14	VA(10)	+	2/CN6/7		
15	GND				
16					
17	BUS [L]	+	1/F15/6		
18					
19	CCP CLOCH/CPCON	+	2/C11/6		
20	GND				

40	GND				
39	VA(12)	+	2/CN6/8		
38		+	2/CN6/9		
37		+	2/CN6/11		
36		+	2/CN6/12		
35	GND				
34		+	2/CN6/13		
33		+	2/CN6/14		
32		+	2/CN6/16		
31		+	2/CN6/17		
30	GND				
29		+	2/CN6/18		
28	VA(21)	+	2/CN6/19		
27					
26					
25	GND				
24	HALT [L]	+	1/F13/2		
23	HALT [H]	+	1/A7/13		
22					
21					

## #2 MMGT Control

1	MMGT CP	+	1/D10/7
2	MMGT C2	+	1/D10/9
3	MMGT C3	+	1/D11/2
4	MMGT Ready H	+	1/O6/4
5	GND		
6	MM1 WLB	+	4/G13/2
7	MM1 WHB	+	4/G14/2
8	MM1 Read	+	4/G15/2
9	MMGT GOH	+	1/D9/11
10	GND		
11	MM1 WLB	+	4/G13/3
12	MM1 WHB	+	4/G14/3
13	MM1 Read	+	4/G15/3
14	MMGT SEL	+	1/C1/6
15	GND		
16	MM2 WLB	+	4/G13/4
17	MM2 WHB	+	4/G14/4
18	MM2 Read	+	4/G15/4
19	GOL	+	2/C15/15
20	GND		

40	GND		
39	PSR 8	+	2/CN9/29
38	PSR 9	+	2/CN9/28
37	PSR 10	+	2/CN9/27
36	PSR 11	+	2/CN9/26
35	GND		
34	PSR 12	+	2/CN9/24
33	PSR 13	+	2/CN9/23
32	PSR 14	+	2/CN9/22
31	PSR 15	+	2/CN9/21
30	GND		
29	INIT CLEAR	+	1/D4/6 + 4/C2/1
28	XL	+	3/CN4/11
27	XH	+	3/CN4/12
26	XA	+	3/CN4/13
25	GND		
24	MMGT EN [H]	+	4/D1/11
23			
22			
21	MMGT INIT	+	

CPU Board #1 Selectors Status

CPU Board #2 I/O Control

# Connector Wiring

## CPU Board #2

Conn  
#1

### #3 INTERNAL Address Plus Control

1	IA0	+	2/D10/12	40	GND			1
2	IA1	+	2/D10/9	39	IA16	+	2/D14/12	2
3	IA2	+	2/D10/4	38	IA17	+	2/D14/9	3
4	IA3	+	2/D10/7	37		+	2/D14/4	4
5	GND			36		+	2/D14/7	5
6		+	2/D11/12	35	GND			6
7		+	2/D11/9	34	IA20	+	2/D15/12	7
8		+	2/D11/4	33	IA21	+	2/D15/9	8
9		+	2/D11/7	32	ICAD	+	2/D15/7	9
10	GND			31	ICAD	+	2/D15/4	10
11		+	2/D12/12	30	GND			11
12		+	2/D12/9	29	IXMSYNL	+	1/E4/6	12
13		+	2/D12/4	28			1/E2/10	13
14		+	2/D12/7	27	ISSYNL	+	1/E2/10	14
15	GND			26	UBSYNL	-		15
16		+	2/D13/12	25	GND			16
17		+	2/D13/9	24	INSYNL	-	1/E4/6	17
18		+	2/D13/4	23				18
19	IA15	+	2/D13/7	22				19
20	GND			21	INT CLEAR H	+	1/E3/14	20

### #4 UNIBUS Data Plus Address

1	BD0 [L]	+	2/E1/1	40	GND			1
2		+	2/E1/3	39	BA0 [L]	+	2/E6/1	2
3		+	2/E1/15	38		+	2/E6/2	3
4		+	2/E1/13	37		+	2/E6/3	4
5	GND			36		+	2/E6/4	5
6		+	2/E1/5	35	GND			6
7		+	2/E1/11	34		+	2/E6/11	7
8		+	2/E6/15	33		+	2/E6/10	8
9		+	2/E6/13	32		+	2/E6/5	9
10	GND			31		+	2/E6/6	10
11		+	2/E1/2	30	GND			11
12		+	2/E1/4	29		+	2/E9/11	12
13		+	2/E1/14	28		+	2/E9/10	13
14		+	2/E1/12	27		+	2/E9/5	14
15	GND			26		+	2/E9/6	15
16		+	2/E1/6	25	GND			16
17		+	2/E1/10	24		+	2/E9/11	17
18		+	2/E6/14	23		+	2/E9/2	18
19	BD15 [L]	+	2/E6/12	22		+	2/E9/3	19
20	GND			21	BA15 [L]	+	2/E9/4	20

Connector Wiring

CPU Board #2

#1

Physical Address + C' V' Z' N'

1	PA0	-	2/CNS/1 - 1/08/15	40	GND	-
2		+	2/CNS/2	39	PA12	+ 2/CN6/32
3		+	2/CNS/3	38		+ 2/CN6/31
4		+	2/CNS/4	37		+ 2/CN6/29
5	GND			36		+ 2/CN6/28
6		+	2/CNS/6	35	GND	
7		+	2/CNS/7	34		+ 2/CN6/27
8		+	2/CN6/39	33		+ 2/CN6/26
9		+	2/CN6/38	32		+ 2/CN6/24
10	GND			31		+ 2/CN6/23
11		+	2/CN6/37	30	GND	
12		+	2/CN6/36	29	PA20	+ 2/CN6/22
13		+	2/CN6/34	28	PA21	+ 2/CN6/21
14	PA11	+	2/CN6/33	27		
15	GND			26		
16	C'	+	4/G6/23	25	GND	
17	V'	+	4/G6/22	24	MHE[H]	+ 2/BIS/13
18	Z'	+	4/G6/21	23		
19	N'	+	4/G6/20	22		
20	GND			21	MHCL [H]	+ 2/CIS/11

#6 Memory Management Data

1	MMI0	+	2/CNS/8	40	GND	
2		+	2/CNS/9	39	MMI0	+ 2/CN1/8
3		+	2/CNS/11	38		+ 2/CN1/9
4		+	2/CNS/12	37		+ 2/CN1/11
5	GND			36		+ 2/CN1/12
6		+	2/CNS/13	35	GND	
7		+	2/CNS/14	34		+ 2/CN1/13
8		+	2/CNS/39	33		+ 2/CN1/14
9		+	2/CNS/38	32		+ 2/CN1/39
10	GND			31		+ 2/CN1/38
11		+	2/CNS/37	30	GND	
12		+	2/CNS/36	29		+ 2/CN1/37
13		+	2/CNS/34	28		+ 2/CN1/36
14		+	2/CNS/33	27		+ 2/CN1/34
15	GND			26		+ 2/CN1/33
16		+	2/CNS/32	25	GND	
17		+	2/CNS/31	24		+ 2/CN1/32
18		+	2/CNS/29	23		+ 2/CN1/31
19	MMI5	+	2/CNS/28	22		+ 2/CN1/29
20	GND			21	MMI5	+ 2/CN1/28

17 Oct 76

CPU Board #1  
Selectors  
I/O  
Control

# Connector Wiring

## CPU Board #2

### #7 INTERNAL DATA BUS

1	DI $\phi$	T	2/01/13
2		+	2/02/13
3		+	2/03/13
4		T	2/04/13
5	GND		
6		T	2/05/13
7		+	2/06/13
8		+	2/07/13
9		+	2/08/13
10	GND		
11		+	2/01/3
12		+	2/02/3
13		+	2/03/3
14		+	2/04/3
15	GND		
16		+	2/05/3
17		+	2/06/3
18		+	2/07/3
19	DI15	+	2/08/3
20	GND		

40	GND		
39	DO $\phi$	+	2/01/9
38		+	2/02/9
37		+	2/03/9
36		T	2/04/9
35	GND		
34		+	2/05/9
33		T	2/06/9
32		+	2/07/9
31		+	2/08/9
30	GND		
29		+	2/01/7
28		+	2/02/7
27		+	2/03/7
26		+	2/04/7
25	GND		
24		+	2/05/7
23		+	2/06/7
22		+	2/07/7
21	DO15	+	2/08/7

#9	1
	2
	3
	4
	5
	6
	7
	8
	9
	10
	11
	12
	13
	14
	15
	16
	17
	18
	19
	20

### #8 INSTRUCTION Register Data

1	IR $\phi$	+	2/01/12
2		+	2/01/9
3		+	2/01/4
4		+	2/01/7
5	GND		
6		+	2/05/12
7		+	2/05/9
8		+	2/05/4
9		+	2/05/7
10	GND		
11		+	2/03/12
12		+	2/03/9
13		+	2/03/4
14		+	2/03/7
15	GND		
16		+	2/07/12
17		+	2/07/9
18		+	2/07/4
19	IR15	+	2/07/7
20	GND		

40	GND		
39	DIR $\phi$	+	2/A1/13
38		+	2/A1/10
37		+	2/A1/3
36		+	2/A1/6
35	GND		
34		+	2/A2/13
33		+	2/A2/10
32		+	2/A2/3
31		+	2/A2/6
30	GND		
29		+	2/A3/13
28		+	2/A3/10
27		+	2/A3/3
26		+	2/A3/6
25	GND		
24		+	2/A4/13
23		+	2/A4/10
22		+	2/A4/3
21	DIR15	+	2/A4/6

# Connector Wiring

CPU Board # 2

#	Label	+	2/	PSR	40	Label	+	41/
1	D0	+	2/D1/14		40	GND		
2		+	2/D2/14		39	PSR0	+	41/E1/2
3		+	2/D3/14		38		+	41/E1/5
4		+	2/D4/14		37		+	41/E1/14
5	GND				36		+	41/E1/11
6		+	2/D5/14		35	GND		
7		+	2/D6/14		34		+	41/E3/13
8		+	2/D7/14		33		+	41/E3/10
9		+	2/D8/14		32		+	41/E3/3
10	GND				31		+	41/E3/6
11		+	2/D1/2		30	GND		
12		+	2/D2/2		29		+	2/CN2/39 41/D3/13
13		+	2/D3/2		28		+	2/CN2/38 41/D3/10
14		+	2/D4/2		27		+	2/CN2/37 41/D3/8
15	GND				26		+	2/CN2/36 41/D3/6
16		+	2/D5/2		25	GND		
17		+	2/D6/2		24		+	2/CN2/34 41/D1/4
18		+	2/D7/2		23		+	2/CN2/33 41/D1/5
19	DIS	+	2/D8/2		22		+	2/CN2/32 41/D1/15
20	GND				21	PSR15	+	2/CN2/31 41/D1/14

CPU Board # 1  
Selectors  
Status

CPU Board # 1  
I/O  
Control

# Connector Wiring

CPU Board # 4

## H1 Switch Data

1	DSW1	+	2/A1/14	4/F11/17	40	GND		
2		-	2/A1/11	4/F10/17	39	DSW16	+	4/F11/16
3		+	2/A1/2	4/F9/17	38		+	4/F10/16
4		-	2/A1/5	4/F8/17	37		-	4/F9/16
5	GND				36		+	4/F8/16
6		+	2/A2/14	4/E11/17	35	GND		
7		+	2/A2/11	4/E10/17	34		+	4/E11/16
8		+	2/A2/2	4/E9/17	33	DSW21	+	4/E10/16
9		-	2/A2/5	4/E8/17	32		+	4/E9/16
10	GND				31		-	4/E8/16
11		+	2/A3/14	4/B11/17	30	GND		
12		+	2/A3/11	4/B10/17	29		+	4/B11/16
13		+	2/A3/2	4/B9/17	28		+	4/B10/16
14		-	2/A3/5	4/B8/17	27	H	+	4/B9/16
15	GND				26	D	+	4/B8/16
16		+	2/A4/14	4/A11/17	25	GND		
17		-	2/A4/11	4/A10/17	24	S	+	4/A11/16
18		+	2/A4/2	4/A9/17	23	C	+	4/A10/16
19	DSW15	+	2/A4/5	4/A8/17	22	EX	+	4/A9/16
20	GND				21	LA	+	4/A8/16

MMGT Connector Jumpers for MMGT Not installed <sup>48</sup>

CN2

CN2/4 - CN2/9

CN2/21 - CN2/29

CN6

CN6/1 - CN6/39

CN6/2 - CN6/38

CN6/3 - CN6/37

CN6/4 - CN6/36

CN6/6 - CN6/34

CN6/7 - CN6/33

CN6/8 - CN6/32

CN6/9 - CN6/31

CN6/11 - CN6/29

CN6/12 - CN6/28

CN6/13 - CN6/27

CN6/14 - CN6/26

CN6/16 - CN6/24

CN6/17 - CN6/23

CN6/18 - CN6/22

CN6/19 - CN6/21

CPU Panel #1 Solderless  
Status

CPU Panel #1 I/O  
Control




CPU Board # 4 Select / PSR / CNTR / SLR / SCR

	G15	G14	G13	G12	G11	G10	G9	G8	G7
I	ADD 42	ADD 42	ADD 42	PSR / SCR S32	SCR INV S04	SCR INV S04	CNTR S133	CNTR S133	CNTR S133
Control Panel Switch Lines	F	E	D	C	B	A	1		
	IN/SW 08	CLC 08	PSR 08	PSR S08	CNTR S11	CNTR S74	2		
	X	SEC 00	SLR 175	SLR 175	CNTR/SCR S04	CNTR S04	3		
Clock T/Out	PSR/SLR S257	PSR/SLR S257	PSR/SLR S257	PSR/SLR S257	CNTR 83A	CNTR 83A	4		
S74 G1	PSR S175	PSR 175	PSR 175	PSR 175	CNTR S175	CNTR S175	5		
E-N INV	PSR (3:07) S157	PSR (7:4) 157	PSR (11:8) 157	PSR (15:12) 157	CNTR 157	CNTR 157	6		
S04 G2	SCR (3:22) S172	SCR (7:6) S172		SCR (11:10) S172	SCR (15:14) S172		7		
Dist Sel	SCR (1:07) S172	SCR (5:4) S172		SCR (9:8) S172	SCR (13:12) S172		8		
S138 G3	CPUIS (3) 150	CPUIS (7) 150		CPUIS (11) 150	CPUIS (15) 150		9		
Dist Monitor	CPUIS (2) 150	CPUIS (6) 150		CPUIS (10) 150	CPUIS (14) 150		10		
S175 G4	CPUIS (1) 150	CPUIS (5) 150		CPUIS (9) 150	CPUIS (13) 150		11		
CPUIS Code S175 G5	CPUIS (0) 150	CPUIS (4) 150		CPUIS (8) 150	CPUIS (12) 150		12		
CPUIS Brown Sel 150 G6									

CPU Panel # 1 I/O Control




# CPU output Destination Select



- 0 - NONE
- 1 - D Register
- 2 - Address Register + Address Extension
- 3 - Address Extension
- 4 - Processor Status Register
- 5 - Cycle Counter
- 6 - Instruction Register
- 7 - Stack overflow Register

clocks go high at approx. equals the same time as the CP clock

# Address Decoders for internal Registers



CPU Power & I/O Control

# CPU INPUT Selector Listing (Sixteen inputs selectable)

Selector

<u>D</u> <u>C</u> <u>B</u> <u>A</u>		<u>Data Organization</u>	<u>Operation</u>	<u>USE</u>
0 0 0 0	D Register	<15:00>	Word	load Data
0 0 0 1	D Register	<07:00> <15:8>	SWAB	interchange Bytes
0 0 1 0	D Register	<00:15>	Exchange Bits	
0 0 1 1	D Register	[07] <07:00>	Sign Extend Byte	Byte ops
0 1 0 0	D Register	[05] <05:00>	Sign Extend 6 bits	ASHC, ASHC
0 1 0 1	I Register	<15:00>	Word	
0 1 1 0	I Register	[07] <07:00>	Sign Extend Byte	BRANCHES
0 1 1 1	I Register	-0- <05:00>	low 6 bits	MARK
1 0 0 0	Scratch Registers	<15:00>	Word	
1 0 0 1	Priority Vectors	-0- <07:00>	low Byte	Interrupt Vectors
1 0 1 0	Processor Status	<15:00>	word	Interrupts
1 0 1 1	Stack Limit Register	<15:8> <340 <sub>8</sub> >	Word	Stack check
1 1 0 0	Counter	-0- <07:00>	Low Byte	cycle counting
1 1 0 1	Microcode Constant	<15:00>	Word	Micro data
1 1 1 0	Console Switches 1	<15:00>	Word	Switches 0-15 for address & Data
1 1 1 1	Console Switches 2	<operand> <ADD>	Word	contains high order address plus console operation

Notes :

- 1) the designation  $[457]$  indicates that all higher order Bits (above  $45$ ) have the value of  $47$
- 2) the designation  $-\phi-$  indicates all Bits not listed are  $\phi$
- 3) the designation  $\langle 340_8 \rangle$  indicates that the lower order Byte is hardwired as  $340_8 = \langle 1, 1, \phi, \phi, \phi, \phi, \phi \rangle$
- 4)  $\langle Add \rangle$  is the 6 Bit address expansion to the 16 Bit address
- 5)  $\langle operation \rangle$  is the switch settings of the console indicating the cpu operation

22 Oct 76

3/24/25  
CPU DIS

3/24/24  
CPU DIS

2/A5/14  
2/A7/14  
2/A8/6

4/E2/1

4/G1/14

1/CN7/1


4/F4/14

4/B3/9

3/A2/3

4/CN1/1

4/CN1/39



2/A5/11  
2/A7/11  
2/A8/3

4/E2/4

4/G1/12

1/CN7/2


4/F4/11

4/B3/6

3/A2/6

4/CN1/2

4/CN1/38



4/F1/1  
4/G5/15  
4/G5/10  
4/F3/4  
4/G5/2  
4/F1/5  
4/G5/7

2/A6/4

2/A2/13

4/G1/4

1/CN7/6


4/E4/4

4/A3/9

3/B2/3

4/CN1/6

4/CN1/34



CPU DIS  
3/25/25

2/A6/11

2/A2/10

4/G1/6

1/CN7/7


3/B5/3

4/A3/6

3/B2/6

4/CN1/7

4/CN1/33







CPU DIS  
3/24/24

3/CH/23

cpu DI2

3/CH/22

cpu DI3



cpu DI6  
3/C6/23


23 Oct 76

cpu DI7  
3/C8/22

CPA Panel #1  
T/O  
Control

3/C 6/25

CPU DI8



$\overline{D8}$	8	0
$\overline{D6}$	7	1
$\overline{D7}$	6	2
$\overline{D7}$	5	3
$\overline{D5}$	4	4 CAUSS(87)
$\overline{IR8}$	3	5
$\overline{IR7}$	2	6 4/B11
	1	7
$\overline{SCR8}$	23	8 150
	22	9
$\overline{PSR8}$	21	10
$\overline{SLR8}$	20	11
	19	12
$\overline{B-V8}$	18	13
$\overline{DSW8}$	17	14
	16	15

2/A3/13

4/G10/10

4/D4/14

4/D2/14

3/E2/3

4/CMI/11

4/CMI/29


4/G5/15

4/G5/10

4/G5/2

4/G5/7

A D C D



$\overline{D12}$	8	A
$\overline{D4}$	7	D
$\overline{D3}$	6	C
$\overline{D7}$	5	13
$\overline{D5}$	4	4 CAUSS(12)
$\overline{IR12}$	3	5
$\overline{IR7}$	2	6 4/A11
	1	7
$\overline{SCR12}$	23	8 150
	22	9
$\overline{PSR12}$	21	10
$\overline{SLR12}$	20	11
	19	12
$\overline{B-C12}$	18	13
$\overline{DSW12}$	17	14
$\overline{S}$	16	15

2/A4/13

4/B2/14

4/C4/14

4/C2/14

3/B5/9

3/F2/3

4/CMI/16

4/CMI/24


CPU DI12

3/C 7/25



3/C 6/24

CPU DI9



$\overline{D9}$	8	0
$\overline{D6}$	7	1
$\overline{D7}$	6	2
$\overline{D7}$	5	3
$\overline{D5}$	4	4 CAUSS(97)
$\overline{IR9}$	3	5
$\overline{IR7}$	2	6 4/B10
	1	7
$\overline{SCR9}$	23	8 150
	22	9
$\overline{PSR9}$	21	10
$\overline{SLR9}$	20	11
	19	12
$\overline{B-V9}$	18	13
$\overline{DSW9}$	17	14
	16	15

2/A3/10

4/G10/2

4/D4/11


4/D2/11

3/E2/6

4/CMI/12

4/CMI/28

A D C D



$\overline{D13}$	8	A
$\overline{D5}$	7	D
$\overline{D6}$	6	C
$\overline{D7}$	5	13
$\overline{D5}$	4	4 CAUSS(13)
$\overline{IR13}$	3	5
$\overline{IR7}$	2	6 4/A10
	1	7
$\overline{SCR13}$	23	8 150
	22	9
$\overline{PSR13}$	21	10
$\overline{SLR13}$	20	11
	19	12
$\overline{B-C13}$	18	13
$\overline{DSW13}$	17	14
$\overline{C}$	16	15

2/A4/10

4/B2/12

4/C4/11

4/C2/11


3/F2/6

4/CMI/17

2/CMI/23

CPU DI13

3/C 7/24









2/C 6/23

CPU DIIA

3/C 6/22

CPU DII





CPU DIIA  
3/C 7/23

CPU DII  
3/C 7/22


230476

CPU Panels 4 I/O Control

CPUIS Selector Code Register




# Set/Clear Condition Codes







23 Oct 76

CPA Paul V L I/O Control

# Scratch Register Logic




A'



240476

CP# Panel 4 I/O Control

# SCRATCH Register Inverters





Counting performed on a two's complement number

CNTR7 4/E8/19

CNTR6 4/E9/19

CNTR5 4/E10/19


CNTR4 4/E11/19

CNTR3 4/F8/19

CNTR2 4/F9/19

CNTR1 4/F10/19

CNTR0 4/F11/19



24 0276


CPA Panel V I I/O Control






# PSR / SLR Logic


C, V, Z, N, T, Priority Acts

(PSR)





11 Sep 1978  
ARR





24 Oct 76

CPU Panel V I/O Control



(SLR)




INIT clear 2/CN2/29

4/B4/1

4/G4/7

SLR

WHA



CPA Panel V I I/O Control

# Notes on PSR operation (Hardware)

<u>PSR Bits</u>		<u>User RTI/RTT</u>	<u>User/Kernel Traps &amp; Interrupts</u>
<03:00>	Condition Codes	from stack	from Vector
<04>	T bit	from stack	from Vector
<07:05>	Priority	No change	from Vector
<13:12>	Previous Mode	No change	copied from <15:14>
<15:14>	Current mode	No change	from Vector
<11:08>	MM6T	No change	from Vector

<u>PSR Bits</u>		<u>Kernel RTI/RTT</u>	<u>Explicit Address</u>
<03:00>	Condition codes	from stack	*
<04>	T bit	from stack	No change
<07:05>	Priority	from stack	*
<13:12>	Previous Mode	copied from <15:14>	*
<15:14>	Current Mode	from stack	*
<11:08>	MM6T	from stack	*

\* changed by Kernel access or User access if PSR is mapped into user space

# Stack Overflow coding

The RYSLN (Red, Yellow Stack Check) allows the processor to check stack status of the stack pointer  $R_6(16)$ . In the USER mode (MMBT not enabled) and the kernel modes the Stack overflow Register is checked to check for

- 1) odd stack ( $AD=1$ )
- 2) yellow stack
- 3) red stack

When the MMBT is Enabled in USER mode then the Yellow stack and Red stack checks are inhibited and checked by the MMBT unit itself.

levels are defined as

- 1) odd stack ( $AD=1$ )
- 2) Yellow Stack

$$(SLR)_8 + 340_8 \leq R_5 \leq (SLR)_8 + 377_8$$

- 3) Red Stack

$$R_5 \leq (SLR)_8 + (340)_8$$

Computed by  $R_5 - SLR \rightarrow SOR$

all three checked simultaneously

CPU Panel V1 I/O Control

# Branch Selecta Logic -

32 Branch conditions and their inverses

	Bit 4 = 0		Bit 4 = 1	
	Conditions (inverses selectable) (logical)		Conditions (inverses selectable) (machine)	
			1	2
0	C	BCS/BCC		0
1	V	BVS/BCC		T Bit
2	Z	BEQ/BNE		NC
3	N	BMI/BPL		PF/DWN
4	CVZ	BLOS/BHI		BR (independent)
5	C'V'N			INT PENDING
6	V'N	BLT/BGE		SRC 0 (DIRG)
7	(V'N)VZ	BLE/BGT		DYTE
8	C'		3	MMGT En
9	V'			CUSER
10	Z'			PUSER
11	N'			Lookahead in Program
12	C'VZ'			IEO
13	C'N'			BR INTERRUPT
14	V'N'			External I line
15	(V'N')VZ'			CNTR ≠ 0

3/ES  
3/ES  
3/ES  
3/ES

3/0  
3/02  
3/02  
3/02





UNISUS	RES 150/390	I/O S04	I/O S30	BR S00	DR S32	Vector/Scratch Data
	RES 150/390	I/O S04	I/O S10	φφ	BR S86	
	I/O 8838	I/O Res	I/O S30	10	BR 151	
	I/O 8838	I/O 122	I/O L00	I/O S21	INT S74	
INTERNAL INTERRUPT	RES TMOT	I/O L20	I/O L00	I/O S40	I/O S08	L32:63 out to Console
	REC 8837	I/O L00	I/O S30	I/O L00	I/O S20	
	REC 8837	I/O S10	I/O 10	I/O S32	I/O S64	
INTERNAL INTERRUPT	IPL 42	I/O 10	I/O 00	I/O L00	I/O 30	L0:317 out to Console
	IPL 148	I/O 20	I/O S08	I/O S74	I/O 20	
NPR TMOT	RES 180	NPR S00	I/O S44	I/O S74	I/O S30	L0:317 out to Console
NPR 38	ISL 33	I/O S175	I/O S175	I/O S175	I/O S04	
NPR S20	ISL S133	I/O S175	I/O S175	I/O S175	I/O S10	L0:317 out to Console
NPR S00	ISL S10	IPL S20	IPL S10	IPL S11	IPL S11	
ISL 00	ISL S00	IPL S04	IPL S04	IPL S04	IPL S74	I/O Errors / Conditions INT. Input Data
ISL L00	ISL S00	IPL 174	IPL S175	IPL S175	X	

L

W

A

V

Q

A

250476

# Connector Wiring (Board #1)

## #1 INTERNAL INTERRUPT central

1	CLOCK	+ 1/C15/12 + 1/CN3/32	24	GND
2	INT0	+ 1/D15/3	23	CCLOCK + 1/E8/1
3	INT1	+ 1/D15/4	22	CINT0 + 1/E8/2
4	INT2	+ 1/D15/6	21	CINT1 + 1/E8/3
5	INT3	+ 1/D15/14	20	CINT2 + 1/E8/4
6	GND		19	CINT3 + 1/E8/5
7	INT4	+ 1/D15/13	18	GND
8	INT5	+ 1/D15/11	17	CINT4 + 1/E8/6
9	EX LINE	+ 1/E9/10	16	CINT5 + 1/E8/7
10			15	C EX I LINE + 1/E8/9
11			14	
12	GND		13	

## #2 UNIBUS MAP / MMGT Extra's

1	UBA18	+ 2/D14/3	24	GND
2	UBA19	+ 2/D14/6	23	
3	UBA20	+ 2/D15/13	22	
4	UBA21	+ 2/D15/14	21	
5	UMDF (H)	+ 1/CN7/13	20	
6	GND		19	
7	AD-BUS L	+ 1/C4/14	18	GND
8	MSTR L	+ 1/CN4/17	17	
9	CID (DATA(B))	+ 1/C8/3	16	
10	DATERH	+ 1/A7/12	15	
11	DATER L	+ 1/B9/2	14	
12	GND		13	


H3 UNIBUS Connections

32  
10  
10  
52  
3  
55


1	BR4	+	1/E2/5	40	GND		
2	BR5	+	1/E2/4	39	BR4	+	1/E10/5
3	BR6	+	1/E2/3	38	BR5	+	1/E10/4
4	BR7	+	1/E2/2	37	BR6	+	1/E10/3
5	GND			36	BR7	+	1/E10/2
6	NPR	+	1/E2/1	35	GND		
7				34	NPR	+	1/E10/1
8				33			
9	INIT	+	1/E1/6	32	60HZ INTH	+	2/CN1/1
10	GND			31	60HZ Clock to Clear	+	2/CN1/23
11	ACLO	+	1/E1/5	30	GND		
12	DCLO	+	1/E1/4	29	INTR	+	1/E2/14
13				28	SACK	+	1/E2/15
14	BSSYN	+	1/E1/3	27	PC0	+	1/E1/10
15	GND			26	PC1	+	1/E1/11
16	BMSYN	+	1/E1/2	25	GND		
17				24	C0 [L]	+	2/E11/4
18				23	C1 [L]	+	2/E11/1
19	BBSY	+	1/E1/1	22	BA16 [L]	+	2/E11/15
20	GND			21	BA17 [L]	+	2/E11/12

See page 34 for Connectors 4, 5, 6, & 7 of Board H1

# NPR Logic





ARS  
 18M by 86



# INTERRUPT SEQUENCE LOGIC


changed from \$30 → \$133 18 Aug 86 AFD






26 Oct 76

# INTERRUPT Priority Logic







## Notes on the interrupt logic

The interrupt logic is sequenced at the initiation of an INTERRUPT CHECK I/O operation -

as the I/O operation begins the processor priority level and interrupt lines are loaded into the

14 bit current status register. The interrupt lines are

are compared with the current processor priority level -

priorities are in order -

- PSR = 7 BR7 Processor Priorities inhibit interrupts of lesser priority - only one interrupt level is enabled during each interrupt sequence.
  - PSR = 6 BR6
  - PSR = 5 BR5
  - PSR = 4 BR4 The ExI Line is a non maskable interrupt, it is serviced after all others as the lowest priority.
- INT0  
INT1  
INT2  
INT3  
INT4  
INT5  
EXI

If a valid interrupt priority is decoded then the IEO line will go high. A <sup>subsequent</sup> I/O cycle generates a Pstrobe signal - during a Data IR if IEO is high the Data IR is immediately aborted to allow interrupt servicing.

Internal Priority logic for the services priority level may be cleared by issuing a clear current priority signal, External logic is cleared by an <sup>INTERRUPT</sup> INPUT operation.

The selected priority level is encoded to an address  $IA'$ ,  $IB'$ ,  $IC'$  which selects the Microcode Branch Address for the machine priority level and the Trap vector constant for that interrupt level.

# BUS Controller Coding

The Bus controller is programmed by 10 bits of control data from the Microprogram with the following designations

1 bit	ENABLE I/O cycle	I09
4 bits	I/O function & timing	I00, I01, I02, I03
1 bit	Byte operation enable	I04
1 bit	Special/NDA Enable	I05
3 bits	Memory management Control	I06, I07, I08

To initiate an I/O operation the Enable bit must be asserted, else the I/O controller ignores the data on the other I/O lines

The I/O functions and timing are defined on the next page -

delayed I/O's start at the beginning of the next microinstruction

immediate I/O's start at the beginning of the current microinstruction

IO3 IO2 IO1 IO0

0	0	0	0	DATI (delayed) [Byte/Special/NDA/mmGT]
0	0	0	1	DATIP (delayed) [Byte/Special/NDA/mmGT]
0	0	1	0	DATO (delayed) [Byte/Special/NDA/mmGT]
0	0	1	1	DATDB (delayed) [Special/NDA/mmGT]
0	1	0	0	DATI IR (delayed) [Byte/Special/NDA/mmGT]
0	1	0	1	Lookahead DATI IR (delayed) [Byte/Special/NDA/mmGT]
0	1	1	0	INTERRUPT INPUT (delayed)
0	1	1	1	INIT (delayed)
1	0	0	0	DATI (immediate)
1	0	0	1	DATIP (immediate)
1	0	1	0	DATO (immediate)
1	0	1	1	DATDB (immediate)
1	1	0	0	DATI IR (immediate)
1	1	0	1	Lookahead DATI IR (immediate)
1	1	1	0	INTERRUPT INPUT (immediate)
1	1	1	1	INTERRUPT CLOCK (immediate)

## BUS Controller Coding

104 Byte Enable Bit - if Byte bit of  
IR decoded data is set then during -  
DATA (P, IR) operations Byte operations may  
be specified by setting the Byte Enable bit  
of the I/O control, else word operations are  
performed

DATA may also be conditionally a byte operation

The assertion of a byte operation on an  
odd address location will cause the BUS I/O  
hardware to transfer low byte CPU data  
to high Byte Bus data lines or transfer  
high Byte Bus data to the low Byte CPU input  
lines - automatically performing the Byte  
swapping operations for odd Byte operations

3 MMOT Control Bits - I06, I07, I08


These 3 control bits control explicitly the I/O addressing through the MMOT system. I08 must be set to allow the MMOT unit to be enabled during an I/O operation. I06 and I07 determine the MMOT's operating mode

I07	I06	
0	0	Current Mode (PSR Bits 15 & 14 determine mode)
0	1	Previous Mode (PSR Bits 13 & 12 determine mode)
1	0	Kernel Mode (00)
1	1	User Mode (11)

I05 1 Bit Special/NDA Enable used in conjunction with the Special and NDA lines of the IR Decoded Data. The Special line can cause a Programmed DATIP operation to be aborted as a DATI operation. The NDA bit is used as a conditional I/O abort code for special coding.

28 Oct 76  
KPB

# BUS Control Register






1/D5/15  
 EN  
 1/D8/16  
 1/E7/3  
 1/A5/1  
 1/A6/1  
 1/A5/16  
 1/A2/1  
 2/C9/1  
 1/CBUS  
 3/CN4/1









11/A4/13


System Init L




11/A10/13

11/C14/2

30 Oct 76


ARB






7,9 1/E4

30 Oct 76




1/05/9  
250pF  
1/05/8


1/07/9  
250pF  
1/07/8




Insy  
1/C2/4  
1/B6/11









16 Mar 77  
ARR



# I/O Timing

## Microcycle start to GOH

Immediate:

CP → 1/B7 <sup>4.5</sup> → 1/B12 (EN) <sup>8</sup> → 1/A12 <sup>3.5</sup> → 1/A11 <sup>3.5</sup> → 1/B11 (EN)

<sup>8</sup> → 1/B7 <sup>4.5</sup> → 1/D10 (GOH) <sup>4</sup> → Total = 28 NS. MS → GOH

Delayed

CP → 1/D10 (GOH) <sup>6</sup> → Total = 6 NS CP → GOH

## Times from GOH to GTBH (ie GO TO BUS H)



for DATI (P, IR) DATO (B)

assuming BSYNL, ESSYNL, BOSYL, NPGL, SACHL clear



GOH → 1/C3 <sup>3.5</sup> → 1/D2 <sup>3.5</sup> → GTBH	7 NS
→ 1/C4 <sup>31</sup> → GTBHA	38 NS
→ 1/D2 <sup>3.5</sup> → AD-BUS L	10.5 NS
→ 1/C4 <sup>35</sup> → GTBHA	45.5 NS

GOH → BBSYL 16 NS


<sup>7</sup> → GTBH → 1/E3 <sup>9</sup> → BOSYL 16 NS



$BBSYL \rightarrow BMSYNL$   $159NS$




$SSYNH \rightarrow DATAERL / DATA(C) L$   $90.5$



Load pulse =  $90.5 - 11.5 = 79NS$

$SSYNH \rightarrow END I/O L$   $117NS$



END I/O L → IR BUSY 25 NS  
 → 1/A10 <sup>3</sup> → 1/A11 <sup>3</sup> → 1/B10 <sup>7</sup> → 1/D6 <sup>3</sup> → 1/A10 <sup>3</sup> → 1/A11 <sup>3</sup> → 1/A12 <sup>3</sup> → IR BUSY

END I/O L → BBSYL 36 NS  
 → 1/A10 <sup>3</sup> → 1/A11 <sup>3</sup> → 1/B10 <sup>7</sup> → 1/C3 <sup>3</sup> → 1/D2 <sup>3</sup> → 1/E3 <sup>17</sup> → BBSYL

SSYWH → BMSYWL (DATA) 73 NS  
 → 1/C7 <sup>3</sup> → 1/D6 <sup>31</sup> → 1/B8 <sup>7</sup> → 1/C6 <sup>3</sup> → 1/B5 <sup>3</sup> → 1/D7 <sup>3</sup> → 1/D7 <sup>3</sup> → 1/E3 <sup>26</sup> → Busyl

SSYWH → BBSYL 153 NS


BBSYL - BMSYWL = 80 NS

SSYWH → IMSYWL (DATA) 96 NS  
 → 1/C7 <sup>3</sup> → 1/D6 <sup>31</sup> → 1/B8 <sup>7</sup> → 1/C6 <sup>3</sup> → 1/B5 <sup>3</sup> → 1/D6 <sup>3</sup> → 1/C5  
<sup>31</sup> → 1/B8 <sup>11</sup> → 1/B4 <sup>4</sup> → IMSYWL

DATA (D)


SSYWH → ENDT/D ↓

75 NS




SSYWH → IMSSYWH

18 NS.



SSYWH → BMSSYWH

35 NS



## Component Location Index

CPU Board

80

Board # 1

Layout pg 64

	<u>Circuit</u>	<u>Logic on pages</u>	<u>Description</u>
1/A 1	S32	62	
1/A 2	S86	62	
1/A 3	151	62	
1/A 4	S74	76	
1/A 5	S08	41, 72, 73, 76	
1/A 6	S20	73	
1/A 7	S64	73	
1/A 8	30	72	
1/A 9	24	73	
1/A 10	S30	72	
1/A 11	S00	72	
1/A 12	S10	72	
1/A 13	S11	68	
1/A 14	S74	68, 73	
1/A 15	S00	73	

## Board # 1

	<u>Circuit</u>	<u>Logic on Pages</u>	<u>Description</u>
1/B1	S44	62, 72, 73	
1/B2	P4	74, 76	
1/B3	1P	76	
1/B4	21	75	
1/B5	S44	72, 75	
1/B6	L44	74, 75	
1/B7	S32	72, 75	
1/B8	L44	72, 75	
1/B9	S74	73	
1/B10	S74	72	
1/B11	S175	72	
1/B12	S175	72	
1/B13	S11	68	
1/B14	S44	68, 73	
1/B15	S175	68	

	<u>Circuit</u>	<u>Logic on Page</u>	<u>Description</u>
1/C1	S3φ	74	
1/C2	S1φ	74	
1/C3	S3φ	74	
1/C4	L4φ	68, 73, 74	
1/C5	L4φ	75	
1/C6	S3φ	75	
1/C7	1φ	75	
1/C8	φφ	73, 75	
1/C9	Sφ8	68, 73	
1/C10	Sφφ	73	
1/C11	S175	72	
1/C12	S175	72	
1/C13	S1φ	68	
1/C14	Sφφ	68	
1/C15	S175	68	

# Board # 1

	<u>Circuit</u>	<u>Logic on Pass</u>	<u>Description</u>
1/D1	S44	60 74	
1/D2	S44	74	
1/D3	Resistors		
1/D4	R122	73	
1/D5	L24	73, 75	
1/D6	L44	75	
1/D7	S14	73, 75	
1/D8	10	72, 73	
1/D9	20	73	
1/D10	S44	72	
1/D11	S175	72	
1/D12	S175	72	
1/D13	S24	68	
1/D14	S44	68	
1/D15	174	68	



Board 4 I

	<u>Circuit</u>	<u>Logic on Page</u>	<u>Description</u>
1/E1	Resistors	74, 75	
1/E2	Resistors	66, 67, 68	
1/E3	8838	73, 74, 75	
1/E4	8838	73, 74	
1/E5	Resistors	74	
1/E6	8837	66, 67, 68	
1/E7	8837	68, 74	
1/E8	42	68	
1/E9	148	68	
1/E10	Resistors	66, 67	
1/E11	33	67	
1/E12	S133	67	
1/E13	S16	67	
1/E14	S44	67	
1/E15	S44	67, 72	

Board #1

	<u>Circuit</u>	<u>Logic on Page</u>	<u>Description</u>
1/F10	Resistors	66	
1/F11	38	66, 67, 74	
1/F12	S20	66	
1/F13	S20	66, 42	
1/F14	0V	66, 67	
1/F15	L44	66, 67	

# Component Location Index

cpu Board

Board #2

Layout pg 36  
Logic on Page

Description

Component	Current	Logic on Page
2/A1	S258	45
2/A2	S258	45
2/A3	S258	45
2/A4	S258	45
2/A5	S175	37, 38
2/A6	S175	39, 40
2/A7	S175	37, 38
2/A8	S175	39, 40
2/A9	175	44
2/A10	175	44
2/A11	175	44
2/A12	175	43
2/A13	Delay Line	42
2/A14	S44	42
2/A15	S74	42

## Board 42

	Current	Logic on Page	Description	Board
21B1	157	37, 38		21C1
21B2	157	37, 38		21C2
21B3	157	37, 38		21C3
21B4	157	37, 38		21C4
21B5	157	39, 40		21C5
21B6	157	39, 40		21C6
21B7	157	39, 40		21C7
21B8	157	39, 40		21C8
21B9	175	43		21C9
21B10	175	43		21C10
21B11	157	43		21C11
21B12	157	43		21C12
21B13	Delay Line	42		21C13
21B14	S37	42		21C14
21B15	S48	41, 42		21C15

Board # 2

	Circuit	Logic on Pages	Description
2/C1	157	37	
2/C2	157	37	
2/C3	157	38	
2/C4	157	38	
2/C5	157	39	
2/C6	157	39	
2/C7	157	40	
2/C8	157	40	
2/C9	S11	41, 43	
2/C10	S74	41	
2/C11	S44	41, 42	
2/C12	S48	41	
2/C13	S11	41	
2/C14	S37	42	
2/C15	S32	42, 73	

Board #2

Board

	Circuit	Logic on Pages	Description	
2/01	157	37		2/E
2/02	157	37		2/E
2/03	157	38		2/E
2/04	157	38		2/E
2/05	157	39		2/E
2/06	157	39		2/E
2/07	157	40		2/E
2/08	157	40		2/E
2/09	8838	44		2/E
2/10	157	44		2/E
2/11	157	44		2/E
2/12	157	44		2/E
2/13	157	43		2/E
2/14	157	43		2/E
2/15	157	43		2/E

Board # 2

	Circuit	Logic on Pages	Description
21E1	Resistors	37, 38, 39	
21E2	8838	37	
21E3	8838	38	
21E4	8838	39	
21E5	8838	40	
21E6	Resistors	40, 44	
21E7	8838	44	
21E8	8838	44	
21E9	Resistors	43, 44	
21E10	8838	43	
21E11	8838	43	

Logic Component Index CPU Board

86

Board # 3

Layout pg 20

	Circuit	Logic on Pages	Description
3/A1	150	30	
3/A2	175	30	
3/A3	48	25	
3/A4	S48	23	
3/A5	S175	25, 27	
3/A6	151	25	
3/A7	151	25	
3/A8	151	25	
3/A9	151	25	
3/A10	151	25	
3/A11	151	25	
3/A12	151	25	
3/A13	151	25	
3/A14	151	25	
3/A15	151	25	



Board #3

	Circuit	Logic Pages	Description
3/01	- NO designation		
3/02	175	30	
3/03	S151	23	
3/04	S153	23	
3/05	S08	23	
3/06	Resistors	23, 25, 32, 43	
3/07	S153	23	
3/08	S153	23	
3/09	157	27	
3/010	S151	27	
3/011	S151	27	
3/012	125	27	
3/013	125	27	
3/014	125	27	
3/015	175	27	

## Board # 3

Circuit	Logic on Pages	Description
3/c1	150	30
3/c2	S86	23, 29
3/c3	---	---
3/c4	Am 2901	21, 22, 28
3/c5	Am 2901	21, 22, 28
3/c6	Am 2901	21, 22, 28
3/c7	Am 2901	21, 22, 28
3/c8	---	---
3/c9	---	---
3/c10	Am 2901	21, 22, 28
3/c11	Am 2901	21, 22, 28
3/c12	Am 2901	21, 22, 28
3/c13	Am. 2901	21, 22, 28
3/c14	---	---
3/c15	S05	32



Board # 3

	Circuit	Logic on Pages	Description
3/E1	---		
3/E2	175	30	
3/E3	151	29	
3/E4	48	26	
3/E5	44	26	
3/E6	48	26	
3/E7	S182	28	
3/E8	S157	28	
3/E9	S182	28	
3/E10	S182	28	
3/E11	51	31	
3/E12	S42	31	
3/E13	S14	31	
3/E14	153	29	
3/E15	not mod		

Board # 3

	Current	Logic on Pages	Description	Board
3/F1	150	30		4/A1
3/F2	175	30		4/A2
3/F3	175	29		4/A
3/F4	175	26, 27		4/A4
3/F5	175	32		4/A
3/F6	S175	32		4/A
3/F7	153	31		4/A
3/F8	153	31		4/A
3/F9	153	31		4/A
3/F10	153	31		4/A
3/F11	S175	32		4/A
3/F12	S21	31		
3/F13	S32	31		
3/F14	S175	29		
3/F15	175	29		

Logic Component Index

CPU Panel

Board # 4

Layout - pg 50

	Current	Logic on Pages	Description
4/A1	S74	58	
4/A2	Sφ4	58	
4/A3	83A	58	
4/A4	S175	58	
4/A5	157	58	
4/A6	S172	56	
4/A7	S172	56	
4/A8	150	54	
4/A9	150	54	
4/A10	150	54	
4/A11	150	54	

## Board #4

	Circuit	Logic Pages	Description
4/101	S11	58	
4/102	S04	57, 58	
4/103	83A	58	
4/104	S175	58	
4/105	157	58	
4/106	S172	56	
4/107	S172	56	
4/108	150	54	
4/109	150	54	
4/110	150	54	
4/111	150	54	

Brand H4

	Circuit	Logic	Pages	Description
4/01	508	59,	60	
4/02	175	60		
4/03	5257	60		
4/04	175	60		
4/05	157	60		
4/06				
4/07				
4/08				
4/09				
4/10				
4/11				
4/12				
4/13				
4/14				
4/15				
4/16				
4/17				
4/18				
4/19				
4/20				
4/21				
4/22				
4/23				
4/24				
4/25				
4/26				
4/27				
4/28				
4/29				
4/30				
4/31				
4/32				
4/33				
4/34				
4/35				
4/36				
4/37				
4/38				
4/39				
4/40				
4/41				
4/42				
4/43				
4/44				
4/45				
4/46				
4/47				
4/48				
4/49				
4/50				
4/51	48	59,	60	
4/52	175	60		
4/53	5257	60		
4/54	175	60		
4/55	157	60		



Board 44

	Current	Logic	on Pages	Description	
4/E1	08	55			4
4/E2	00	55			4
4/E3	S257	59			4
4/E4	175	59			4
4/E5	157	59			4
4/E6	S172	56			4
4/E7	S172	56			4
4/E8	150	53			4
4/E9	150	53			4
4/E10	150	53			4
4/E11	150	53			4

## Board 4

	Circuit	Logic on Pages	Description
4/F1	Ø8	45, 55	
4/F2	S32	33	
4/F3	S257	59	
4/F4	S175	59	
4/F5	S157	59	
4/F6	S172	56	
4/F7	S172	56	
4/F8	150	53	
4/F9	150	53	
4/F10	150	53	
4/F11	150	53	

Board #4

	Circuit	Logic on Press	Description
4/61	S74	59, 76	
4/62	S44	59	
4/63	S138	51	
4/64	175	51	
4/65	S175	55	
4/66	150	62	
4/67	S133	58	
4/68	S133	58	
4/69	S133	58	
4/610	S44	57	
4/611	S44	57	
4/612	S32	59	
4/613	42	51	
4/614	42	51	
4/615	42	51	